The How To's of Advanced Mixed-Signal Verification

John Brennan, Thomas Ziller, Kawe Fotouhi, Ahmed Osman

Cadence Design Systems

cādence®





Agenda

1. Metric-Driven Verification for MS

2. Verification Planning and Management in MS

3. Universal-Verification Methodology for MS

4. Real-number Modeling Capabilities

5. Analog and MS Assertions

6. **Q&**A





Metric-Driven Verification for Mixed-signal John Brennan





The Winds of Change

Many forces at work to drive change

Number of Mixed-Signal Design Starts as Percentage of Total





TIPPING POINT INDICATORS

- Digitally-calibrated, compensated
- Feedback between D and A
- Software controlled
- Power management
- 28nm and below
- Long Verification Cycles





Mixed-signal Verification: Complexity Issues



CONFERENCE AND EXHIBITION



Advanced Verification Methodology

Functional Verification Approaches







Metric Driven Verification (MDV): Overview

Planning with unified verification metrics



Key Elements of MS Verification Solution













Agenda

1. Metric-Driven Verification for MS

2. Verification Planning and Management in MS

3. Universal-Verification Methodology for MS

4. Real-number Modeling Capabilities

5. Analog and MS Assertions

6. **Q&A**







Verification Planning in MS Kawe Fotouhi





What is a Meaningful Verification plan?

- <u>Functional Verification</u> is the process of proving the convergence of the functional specification, the design intent, and the Test environment implementation
- A good and meaningful <u>verification plan</u> will prove that convergence







Fundamentals of a Good Verification Plan







Creating a Feature based Verification Plan I Feature Identification

- Get all project related people together
 - Analog designer, analog and digital verification engineer, Marketing, Concept, Software, ...
- "Brainstorm" plan hierarchy and features based on
 - Specification
 - KnowHow, experience & gut feeling
- Feature analysis focuses on :
 - "What" to verify
 - Which domain (analog/digital) to verify
 - "How" to verify
- Feature Examples
 - Device mode and configuration options
 - Traffic or protocol handling
 - Protocol or device exception handling
 - Performance specification
 - Operation conditions (PVT)
 - Process variations
 - Voltage supply
 - Temperature
 - Application modes
 - External connections
 - Typical and critical use and corner cases (duty cycle, phase noise ratio etc.)





Creating Feature based Plan II Attribute Elaboration

- Translating Feature requirements into concrete metric goals
- Ask HOW features will be measured
- Identify required testcases, coverage and checks metrics
- Which attributes and values are important?
 - Driven by the spec
- Where should each value be observed?
 - At boundary or involving internal signals
- When are the values valid to be sampled?
 - reaching a certain voltage in a given time window after power-up





PLL output (txi_clk) analog performance and functional feature



PLL (txi_clk) output Digital







PLL Core feature – modelling requirements







Agenda

1. Metric-Driven Verification for MS

2. Verification Planning and Management in MS

3. Universal-Verification Methodology for MS

4. Real-number Modeling Capabilities

5. Analog and MS Assertions

6. **Q&A**







UVM for Mixed-signal Thomas Ziller





Using UVM to Apply MDV

- Components of a MDV environment
 - Automated Stimulus Generation
 - Independent Checking
 - Coverage Collection







MS-MDV Block Diagram (dms_wire, SV top)



accellera

SV RNM: Coverage/Randomization

- Coverage/Randomization of reals
- Cadence provides full coverage/randomization support
 - Full compliment of real variable usage in randomization







N-Fractional PLL Mixed-Signal UVM-MS Testbench Hierarchy Structure







N-Fractional PLL Mixed-Signal Constrained Random Simulation Results



N-Fractional PLL Mixed-Signal "avdd" Supply Range Checking







N-Fractional PLL Mixed-Signal "avdd" Supply Range Checking

| <u>F</u> ile <u>E</u> dit ⊻iew Exp | lore Format Simulation Windows | Help | | | cādence | | |
|------------------------------------|--|---|---------------------------------------|-----------------------|-----------------------|---|-----------|
| 8 8 C | •• × • • • × `⊅ ∋ € | ñ- 🖬- 🎮 🗞 | | 🧼 Send To: 🗽 🎇 🖳 🚉 | X = = = • | supply | ok |
| Search Names: Signal | - 🗖 🖍 🎢 Search | h Times: Value 🔻 | □ (), (), | | | Suppry_ | |
| R = 2 | 🖬 us 🔻 🕅 🗮 🚽 🗈 | - 📖 🖾 🔛 🖶 🖼 🍏 | 0 3,200,000,000fs + 0 | Fime: 🚰 0 : 3.2us 🔽 🚽 | 🔍 ± = 🖸 | | |
| Baseline V = | 0 2us Basel Cursor - 0 | wco st | arts | TimeA = 2us 2us | 346 | | |
| | | | | | | | |
| | | avdd supply | within 2.5V+/-5 | 6% range | 2.45306 ^ # | | r_voltage |
| | Experience = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = | C () × () () () () () () () () () () () () () | • • • • • • • • • • • • • • • • • • • | | nd To: 🗽 🚓 🌊 🎆 | | |
| sig_sampling_ | Interation Interatio Interation Interation Interation Interation Interation | ■ ## | I 🖾 👎 🛱 🖬 🔴 🚥 | 3,200,000,000fs + 0 | 🖶 🛛 : 3.2us 🔤 💂 | +- <u></u> | |
| bias_out | × 0 Baseline ▼ = 0 Cursor-Baseline ▼ = 2us Name ▼ | Baseline = Cursor ▼ 0 | vco rema | ins turned-off | TimeA = 2us 2us | 3us | |
| | AB →→→→ refolk →→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→ | | | www.www. | | MMMMM | |
| | e ist divizelik | 0 2.32623 (1) | | | | 2.32623 ▲ ⊕ ■ 0 ↓ | |
| | () continuous(avdd_h_i) | 2.32623 ¥ ; # | | | | 2.32623V ▲ ⊕ ■ 0V ↓ | |
| | - 499 sig_sampling_do 499 sig_sampling_done 1994 bias_out | 1 2.32623 ;:1 | avdd<2.: | 375V → under_v | oltage condit | 2.32623▲ + # ■ | |





MS Regression Control & Analysis

Functional Coverage Results Example (20 runs)

| | VManager euvclo42:8080 (64) | Analysis - vPlan (nfracpll_n | happed.vplanx)] (on euvclo42) | |
|---|--|-------------------------------|---------------------------------|--|
| | File View Analysis Help | | | cādence |
| | 📕 🦉 V vPlan - 🗐 🧖 V 🖓 🔅 | ** 💼 All Volan 🔹 💳 | | Beport - |
| | Netrics Tests Scripts New Edit Reload Context S | ource Block | Expression Toggle FSM Cover As | sertion 🕷 Exclude 🕷 🛛 💐 |
| | Manager Vrian Vrian Into | H ap | Group | Defense to Deset |
| | Context Operations Scripts Planner Setting | js views | Analyze | Refinement Report |
| Covergroup definitions: | Analysis 📑 VPlan Hierarchy | | 🗕 🐣 🖽 List Tabs | cp_fsynth * - |
| | 👸 > Test Tree 2 🚯 × NFrac-PLL 🕶 🔽 | | 🖲 Sub Elemer | nts 🔓 🚾 🛛 4 🕨 🛙 |
| covergroup bias cg; | Metrics 3 A K Mame | Overall Average Grade | Dverall Covered As: Ex UNR Name | Overall Score Average Grade |
| bing on a component bing (| (no filter) | (no filter) | (no filter) (r | no filter) (no filter) (no filter |
| bias_cp : coverpoint bias { | > Metrics 5 (1) × V NFrac-PLL | 2.78% | 3 / 13 (23.08%) n 🗂 🎴 legal_b | in 🗾 🖌 100% 🛃 14 |
| <pre>bins over volt = {[2.625:10]};</pre> | Metrics 6 | | 0/0(n/a) n/ | |
| hins supply $ok =$ | my_session Pier 2 Electrical Specification | 0.93% | i / 9 (11.11%) n/ | |
| | Metrics X | 0% | 0 / 0 (p/a) | |
| {[2.375:2.625]}; | VPlan (nfrac × A C 3.2 Frequency Programm | ning 44.44% | 2 / 4 (50%) | |
| bins under volt ={ $[0: 2.375]$ }; } | 3.2.1 REG_OUT_OF_R | ANGE | 0 / 0 (n/a) n/ | |
| andeneum // bies en | 2 3.2.2 FOUT_RANGE | 33.33% | 1/3 (33.33%) n/ | |
| endgroup // blas_cg | ố cp_fout | 33.33% | 1/3(33.33%) n/ | |
| | A I 3.2.3 FSYNTH_RANGE | 100% | L/1(100%) n/ | |
| cp fsvnth: coverpoint fsvnth{ | Contraction of the second seco | arammina 0% | 0 / 0 (p/a) | |
| | 3.4 VCO Tuning Band Ca | libration | 0 / 0 (n/a) D Showing 1 item | 5 |
| illegal_bins a = | 3.5 Filter RC Time Const | ant Calibratio | 0 / 0 (n/a) n/ Im Detaile | |
| { [14'h2201:14'h3fff] }; | 3.5.1 RSET_RANGE | !0% | 0/0(n/a) n/ | cp_rsynth - |
| option suto hin max $= 25 \cdot 1$ | 3.6 Analog Test Bus | ! 0% | 0/0(n/a) n/ Metrics Sc | ource Attributes 4 🕨 🛙 |
| operon.auco_bin_max = 25, } | | | Ex UNE Name | Overall Overall Average Grade Covered |
| endgroup : cg_fsynth | | | 🔺 🧶 Ove | rall 100% 1 / 1 (10 |
| — | | | ▲ () ⊂ | ode n/a n/a |
| | | | | Block n/a n/a |
| vManager euvclo4 | 8080 (64) [Regression - Sessions] (on euvclo42) | | | |
| File View Regression Help | | | cade | nce n/a n/a |
| | | | couc | 100% 1/1(10 |
| 🕨 🐮 📳 🛍 My_Sessions* • 📑 💝 | | 2 <u>2</u> <u>6</u> | Report - | |
| Launch Import Collect Scripts Export Refresh 51 Runs Manager | p Stop Auto. Suspend Resume Delete Relocate Open dir Session Info | Edit each Edit all at History | Metrics 🦉 | |
| Clabel Oceanthane Caulate Manue | Casalana | State in the st | Analan Davad | Messages |
| Global Operations Scripts views | Sessions | Attributes | Analyze Report | |
| · 신 Sessions | a - | Attributes | | |
| Session Status Name Total Runs | #Passe& #Failed #Running #Waiting #Other Start Time"=Own | Col # Name | ▲ Value | |
| (no filter) (no filter) (no filter) | (no filter (no filte) (no filter (no filter (no filte) (no filter) ~pc | (no filt | er) (no filter) | * |
| completed my session pouvet 10 | 7 3 0 0 0 10/8/15 1 pour | 4 #Failed | 3 | |
| U | | 7 #Other | 0 | |
| | | 3 #Passed | 7 | |
| in the second | | 5 #Running | 0 | |
| is A | | 6 #Waiting | 0 | |
| 19 | | Abort Depend | ent lobs TRUE | |
| | | Automation Fil | le n/a | |
| | | Bundling Polic | DISABLED | |
| | | Comment | nia | |
| · · | | Copied Siles | nla | |
| C Kit | | DB location D | riority LOW | |
| | | DB Insertion P | nonty con | |





Agenda

1. Metric-Driven Verification for MS

2. Verification Planning and Management in MS

3. Universal-Verification Methodology for MS

4. Real-number Modeling Capabilities

5. Analog and MS Assertions

6. **Q&A**







Real-number Modeling Capabilities Ahmed Osman





Performance : Simulation throughput

Behavioral Modeling DMS vs AMS

- Model analog block operation as discrete real data
 - Signal flow-based modeling approach
- Key advantages of RNM
 - Discrete solver only
 - Very high simulation *performance*
 - Event driven or sampled data modeling of analog operation
 - No analog solver, no convergence problems!
 - Can be written by analog designers and/or digital verification engineers
- RNM languages include
 - Verilog-AMS (wreal)
 - VHDL
 - SystemVerilog





Analog or Real Modeling: What is the Difference?

Analog Modeling

- Describes current vs. voltage relationship between nodes in model
- Newton-Raphson iteration process performs matrix inversion to solve all voltage and currents
- **Timestep** until next solution is selected based on accuracy criteria

Real Modeling

- No matrix solution output computed directly from input & internal state. Model defines when to perform each internal computational segment
- No continuous time operation only sampled, clocked, and/or event-driven operations. Updates can be performed when inputs change and/or at specific time increments
- Same format for digital and real modelling – difference is data type





SystemVerilog IEEE 1800-2012 LRM

User-Defined Types (UDTs)

- Allows for single-value real nettypes
- Keyword used: nettype
- Allows for multi-value nets (multi-field record style)
- It can hold one or more values (such as voltage, current, impedance) in a single complex data type that can be sent over a wire
- User-Defined Resolution (UDRs)
 - Functions to resolve user-defined types using keyword: with
 - Specifies how to combine user defined types
- Interconnect Nets
 - Types
 - Explicit: Type-less/Generic nets with keyword: interconnect
 - Implied: A Verilog(-AMS) net with keywords: wire, tri, wand, triand, wor, or trior
 - Used only for a net or port declarations





SystemVerilog User-Defined Nets

- User-Defined Nets can carry one or more values over a single net.
- Real values can be used to communicate voltage, current and other values between design blocks
- User-Defined Resolutions (UDR) functions are used to combine multiple outputs together.







Declaring User-Defined Nettype

• A SystemVerilog user-defined nettype without any resolution function can be declared as:



DESIGN AND VER



Declaring User-Defined Net with Resolution Function

• A user-defined SystemVerilog nettype with its resolution functions can be declared as:



SYSTEMS INITIATIVE

User-Defined Nettype Example



SYSTEMS INITIATIVE

Electrical Package in SystemVerilog

- An Electrical Package for Systemverilog (*EE_pkg.sv*) defines an electrical equivalent net (V-I-R) for use in discrete analog behavioral models.
- You can use the new EE_pkg package to port existing wreal models to SV.

```
Describes the structure
51 package EE pkg;
  EEstruct (UDT) which
                             53 // Struct to define Voltage, current, and resistance
                             54 typedef struct {
  consists of three reals
                             55
                                   real V:
  namely V, I and R.
                             56
                                   real I:
                             57
                                   real R:
                             58 }
                                  EEstruct;
```

- Has a UDR function that describes how the resolution of V, I and R are resolved, res_EE.
- This package ends with the nettype declaration statement:
- The *EEnet* will conform to Kirchoff's laws.





Case Study 1: N-Fractional PLL Mixed Signal







Case Study 1: N-Fractional PLL Mixed Signal







Case Study 1: N-Fractional PLL Mixed Signal

• Loop Filter Voltage output (Verilog-AMS vs. SV EE_pkg)



Case Study2: 3^{rd} – order Feed-forward Gm-C $\Delta\Sigma$ ADC

High-level Sizing and frequency scaling



Schematic of 3^{rd} – order Gm-C $\Delta\Sigma$ ADC





Case Study2: 3rd-order Feed-forwardGm-C $\Delta\Sigma$ ADC

Simulation results for input signal = 80mV







Case Study2: 3rd-order CIFF Gm-C $\Delta\Sigma$ ADC

Simulation results for ain = 80mV

Spectrum Assistant has been used in ViVA to evaluate various spectrum properties, e.g.
 SINAD, ENOB, THD, etc.

| | SV-RNM | VAMS |
|---------------------------|-----------------|-------------------|
| SQNR | 72.92 dB | 72.33 dB |
| SINAD | 71.06 dB | 72.33 dB |
| ENOB | 11.515 | 11.72 |
| THD % | 18.19m % | 8.1m % |
| Noise Floor (per sqrt Hz) | -126 dB/sqrt Hz | -125.3 dB/sqrt Hz |
| CPU Time | 0.4 seconds | 92.5 seconds |

A speed gain of 230x over mixed-signal Verilog-AMS





Agenda

1. Metric-Driven Verification for MS

2. Verification Planning and Management in MS

3. Universal-Verification Methodology for MS

4. Real-number Modeling Capabilities

5. Analog and MS Assertions

6. Q&A







Analog and MS Assertions Ahmed Osman





Automation & re-use thru Assertions in Digital, Analog, and Mixed Signal

| Why Assertions? | Language Support | Not New for Analog | | |
|------------------------------|--|-----------------------------------|--|--|
| Assume | SVA | Device checks | | |
| Assert | | Spectre MDL | | |
| Cover | PSL | <pre>\$cds_get_analog_value</pre> | | |
| Data converters | • e.g. Monotonicity,DNL, comparator meta-stability | | | |
| Digitally-assisted analog | • e.g. Calibration / process variability compensation | | | |
| Systems with Feedbcak | PLL : e.g. PLL lock-in time, Output frequency tuning Sigma-Delta : e.g. Integrator stability, presence of tones | | | |
| Multiple modes | • Power modes, programmable gain, adaptive filters | | | |





Analog / Mixed-signal PSL Assertions

- Real Assertion (using RNM data type)
 - PSL with explicitly declared wreals
 - SVA using real variable

```
real vin;
// psl vin_check : assert always ( 1.2 < vin && vin < 1.3 )
// @(posedge clk);</pre>
```

- Analog Assertion (electrical domain behavior)
 - PSL or *e* containing analog objects or access functions or operators
 - (This is not possible in SVA since there is no analog object allowed in SV)

```
electrical vin;
// psl vin_check : assert always ( 1.2 < V(vin) && V(vin) < 1.3 )
// @( cross(V(clk)-1.25));
```





Analog PSL assertions: Verification Unit

- Verification units in PSL can contain analog objects
- Write your PSL statements/vunit into a file, e.g. inv_vams.pslvlog
- Example:

```
module INV vams ( out1, in1 );
   output out1;
   input in1;
   electrical in1, out1;
   analog begin
     if (V(in1) >= 1.25)
       V(out1) <+ 0.0;
     else
       V(out1) <+ 2.5;
                             vunit inv vams inst vunit(INV vams)
   end
endmodule
                             {
                               // psl assert
                               // always (V(out1) < 1.25)
                               // @( cross(V(in1)-1.25));
                             }
```











Questions



