### The Application of Formal Technology on Fixed-Point Arithmetic SystemC Designs

Sven Beyer, Dominik Straßer, Dave Kelf OneSpin Solutions GmbH first.last@onespin-solutions.com







# Agenda


- Intro
  - SystemC Flow
  - Floating/Fixed Point Arithmetic
- Formal Verification on SystemC
  - Automatic Fixed Point Verification
  - SVA assertions
  - Design exploration

© Accellera Systems Initiative





#### SystemC HLS Flow







# C/C++ Algorithms

• Use IEEE 754 floating point numbers



- Cover wide range of numbers with "good" precision
- Ideal for software due to CPU hardware support
- Floating point hardware very complex see FDIV bug 1995
- Floating point algorithms not synthesizable



## Fixed Point Arithmetic

- sign + **n**-bit binary value (like signed Verilog types)
- additional **m** bits binary fraction
- Bit value **a[i] \* 2^i**

- First fractional bit valued 0.5, then 0.25, ...



- **n+m** bits precision without scaling exponent
- Hardware basically just integer hardware





### Float vs. Fixed


64-bit float	64-bit fixed
53 bits precision (mantissa)	63 bits precision
11 bits exponent for scaling	-
Complex hardware	Simple hardware

- Fixed may actually be more precise due to 10 bits added precision
- Fixed "good enough" for numbers in specific range
- Synthesizable, fully templatized fixed point classes with overloaded operators in SystemC
- Need "right" number of bits before/after.





### Example: FIR Filter with Fixed Point











## **Formal Verification**







### FIR Filter in Debugger





DESIGN AND VERIFIC

CONFERENCE AND EXHIBITION

# Automated formal analysis

- Generated "assertions" to check for
  - Arithmetic overflow

© Accellera Systems Initiative

- Does individual operation produce overflow?
- Redundant bits
  - Is MSB of unsigned fixed float always 0?
  - Are 2 MSBs of signed fixed float always equal?
- Prove "right" number of fixed float bits formally






#### **Redundant Bits**

<u>S</u> ession Setu <u>p</u> File Edit <u>C</u> C/MV EC Tools <u>W</u> indow <u>H</u> elp
🎮 CC 🔤 🖻 🗨 🚱 🌮 EC 🍃 🖻 🗕 📰 🗐 📥 🐰 🗈 🛍 » 🙋 »
👁 Design Explorer 🗵 📓 Auto Checks 🗵 📓 Dead-Code Checks 🗵 🕥 Assertion 🕢 🕨
Design View
Path: 4 [top]
23 Ewhile (true) {
24 ⊡ if (start.read()==1) { 25   result.write(op a.read()*0.15+op b.read()*0.34);
26 done.write(1);
27 } else {
compute.cpp (read-only view) [line 4, column 1]
Shell ① Messages Ⅲ Progress
Shell Shell Shell I- Size of integer_check 'integer_check_1.bit_4': Vars(< 20) Nodes(< 1000) ■
Shell
Shell
Shell Shell Shell Shell I Size of integer_check 'integer_check_1.bit_4': Vars(< 20) Nodes(< 1000) I- Size of integer_check 'integer_check_1.bit_5': Vars(< 20) Nodes(< 1000) I- Size of integer_check 'integer_check_1.bit_6': Vars(< 20) Nodes(< 1000) I redundant V- AutoCheck - 'integer_check_1': 1 redundant bits in result V- AutoCheck - 'integer_check_1': 1 redundant bits in result Shell Shell Shell I redundant Shell She
Shell Shell Shell Shell I Size of integer_check 'integer_check_1.bit_4': Vars(< 20) Nodes(< 1000) I- Size of integer_check 'integer_check_1.bit_5': Vars(< 20) Nodes(< 1000) I- Size of integer_check 'integer_check_1.bit_6': Vars(< 20) Nodes(< 1000) I redundant Shell I redundant bits in result o V- AutoCheck - 'integer_check_1': 1 redundant bits in result result[6]
Shell Shell Shell Shell I Size of integer_check 'integer_check_1.bit_4': Vars(< 20) Nodes(< 1000) I- Size of integer_check 'integer_check_1.bit_5': Vars(< 20) Nodes(< 1000) I- Size of integer_check 'integer_check_1.bit_6': Vars(< 20) Nodes(< 1000) I redundant V- AutoCheck - 'integer_check_1': 1 redundant bits in result V- AutoCheck - 'integer_check_1': 1 redundant bits in result Shell Shell Shell I redundant Shell She

CONFERENCE AND EXHIBITION



#### **Overflow Detection**





DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

# SVA assertions on SystemC


- SVA allows to "bind" monitors to Verilog and VHDL
- Additional support for SystemC allows full-fledged SVA support on top of SystemC
  - Temporal assertion with sequences of interesting values
  - Liveness assertions
  - Requires SVA extension to support fixed point data types
- Derive assertions from specification to automatically
  - proves absence of failures or
  - Finds corner case failures





## **Interactive Formal Analysis**

Express interesting sequence of output values in SVA





DESIGN AND VERIFI

# Summary

- Formal verification of SystemC with fixed float types
  - Automatic checks for redundant bits and overflows
- Full SVA support on SystemC

© Accellera Systems Initiative

- Extension for fixed float types in SVA
- Design exploration with interesting sequences of outputs
- Assertion development from spec for formal verification
- All verification and debugging on original SystemC using high level data types like fixed float





#### Questions?



