Supercharge Your Verification Using Rapid Expression Coverage as the Basis of a MC/DC-Compliant Coverage Methodology

Gaurav Kumar Verma and Doug Warmke
Questa R&D, Mentor Graphics Corporation

Introduction

Code coverage is a popular measure of design quality and verification completeness. It has low setup cost and analysis is straightforward, which makes it a high ROI component of most modern verification methodologies. Expression coverage is one of the most complex and least understood types of code coverage. The main question verification engineers need to answer regarding expression coverage is:

“There are 2^n possible input vectors for my N-input expression. I saw a subset of this large number during simulation. How well is my expression tested?”

A variety of metrics are available to help answer this question.

Shortcomings of existing metrics

- **SOP** does not provide comprehensive coverage.
- **UDP** is based on the truth table. In the worst case, it requires 2^n input vectors to cover an expression with N input terminals.
- **FEC** reduces verification effort by requiring 2xN input vectors to cover an expression. But since it is based on the truth table, it suffers from exponential complexity.

**Relaxed Balanced**

An input is considered FEC-covered when other inputs are in their quiescent states, and the output has been seen in both ‘0’ and ‘1’ states. Checks that all inputs are FEC covered.

**Non-masking state**

When working on any input in a basic expression, it is important that the input not be masked by the other input because of its value. For example, if we want to measure coverage of ‘A’ in ‘A & & B’, the value of ‘B’ must be ‘1’. If ‘B’ is ‘0’, the result of the expression gets fixed to ‘0’ and the value of ‘A’ is no longer of any significance.

**Non-short-circuit operators**

Since expressions are always evaluated left-to-right, short-circuiting enables us to assume that if an input is being evaluated during expression evaluation, the LHS of the input is already in a non-masking state. It is the responsibility of the implementation to ensure that LHS of the input is in a non-masking state when an operator doesn’t short-circuit. An algorithm showing how to achieve this is presented in the proceedings paper.

**Duplicate inputs**

- **Relaxed**: An input is considered covered if any of its occurrences is covered.
- **Strict**: When coverage is collected for an input, all its occurrences in the expression must be simultaneously controlling the output of the expression.
- **Balanced**: An input is considered covered if all of its occurrences are independently covered.

**SOP Metric**

Checks that each set of inputs that satisfies the expression (results in a ‘1’) must be exercised at least once, but not necessarily independently. It does not check the set of inputs that results in the expression being evaluated to ‘0’.

**UDP Metric**

A UDP table describes the full range of behavior for a given expression. If the conditions described by a row are observed during simulation, that row is said to be hit. All rows in the UDP table must be hit for UDP coverage to reach 100%. Row minimization is attempted by use of wildcard matches.

**MC/DC Metric**

Checks that each condition in a decision has been shown to independently affect that decision’s outcome. A condition is shown to independently affect a decision’s outcome by varying just that condition while holding fixed all other possible conditions.

**FEC Metric**

An input is considered FEC-covered when other inputs are in their quiescent states, and the output has been seen in both ‘0’ and ‘1’ state. Checks that all inputs are FEC-covered.

**Performance benchmarks**

As expected, performance gain versus FEC increases as the size of the expression increases.

<table>
<thead>
<tr>
<th>Expression</th>
<th>FEC Time</th>
<th>REC Time</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-input AND</td>
<td>25.15</td>
<td>21.21</td>
<td>1.18x Faster</td>
</tr>
<tr>
<td>6-input XOR</td>
<td>41.53</td>
<td>33.95</td>
<td>1.22x Faster</td>
</tr>
<tr>
<td>7-input XOR</td>
<td>63.14</td>
<td>29.49</td>
<td>2.14x Faster</td>
</tr>
<tr>
<td>8-input XOR</td>
<td>113.8</td>
<td>27.14</td>
<td>4.19x Faster</td>
</tr>
<tr>
<td>9-input XOR</td>
<td>243.0</td>
<td>32.46</td>
<td>7.49x Faster</td>
</tr>
<tr>
<td>11-input XOR</td>
<td>1215</td>
<td>37.14</td>
<td>32.8x Faster</td>
</tr>
</tbody>
</table>

**Code coverage**

- Code coverage is a popular measure of design quality and verification completeness. It has low setup cost and analysis is straightforward, which makes it a high ROI component of most modern verification methodologies.

**Relaxed**

When working on any input in a basic expression, it is important that the input not be masked by the other input because of its value. For example, if we want to measure coverage of ‘A’ in ‘A & & B’, the value of ‘B’ must be ‘1’. If ‘B’ is ‘0’, the result of the expression gets fixed to ‘0’ and the value of ‘A’ is no longer of any significance.

**Example: Relaxed collection**

```
f(a,b,c) = (a & b) | (a & c)
```

**Non-masking state**

When setting the value of an input to ‘0’ (or ‘1’), with all other inputs of the expression in their quiescent states, and the expression evaluates to ‘1’ (or ‘0’), the input is operating in an inverting mode. Otherwise it is operating in a non-inverting mode.

**Uni-modal vs. bi-modal expression**

An expression whose inputs only ever operate in one mode, either inverting or non-inverting, is called a uni-modal expression. If there is at least one input capable of operating in both inverting and non-inverting modes, it is called a bi-modal expression.

**Basic expressions**

Every expression, however complex, can be broken down into N smaller expressions consisting of only one operator each, where N is the number of operators in the expression. We call these expressions ‘basic expressions’.

**Example: REC covered**

```
expr1 = a & b
expr2 = c & d

f(a,b,c,d) = a & b & c & d
```

**At the time of coverage collection, make sure the other input of the basic expression is in a non-masking state.**

**An input will be REC-covered if it has taken both 0 and 1 value during simulation, in a state where the other input in its basic expression has a non-masking value.**

**An expression would be considered fully REC covered when all the inputs of the expression have been independently covered.**

**NOTE:** REC collection can be woven into native code and thus has very minimal natural overhead.