


## SoC Verification Speed – More is Better


Fernanda Braga - Cadence Design Systems, Inc. John Rose - Cadence Design Systems, Inc. William Winkeler - Cadence Design Systems, Inc. Sharon Rosenberg - Cadence Design Systems, Inc. Frank Schirrmeister - Cadence Design Systems, Inc.



- The Need for Speed
- Formal methods to avoid sim cycles
- Coding for max sim speed
- Speeding power + mixed-signal SoC
- Break
- Portable Stimulus for faster verification
- Applying hardware to speed system verification
- Summary and call to action



© 2018 Cadence Design Systems, Inc. All rights reserved.




Project time



## **Verification Suite**

Technology innovation leadership: Fast, Smart, and Optimized



### • Fast Best-in-class engines

- Smart Flow-driven engine integrations
- Optimized comprehensive solutions



- The Need for Speed
- Formal methods to avoid sim cycles
- Coding for max sim speed
- Speeding power + mixed-signal SoC
- Break
- Portable Stimulus for faster verification
- Applying hardware to speed system verification
- Summary and call to action

-Fernanda Braga

-John Rose

-William Winkeler

-Sharon Rosenberg

-Frank Schirrmeister



- Overview on how formal can speed up verification process
- Introduce Designer Formal Verification flow
- Discuss when to use formal for maximized productivity
- Introduce methodology to address Formal IP Signoff



 For many DV engineers their preferred verification method (simulation) is a hammer and everything looks like a nail




- The reality is
  - Many users are already using formal as a sign-off tool for certain blocks and problems
  - There are categories of designs which favor simulation and others which favor formal
- Formal, applied to the right designs and problems, can achieve significant productivity and quality gains in the overall verification flow
  - Especially when simulation-like rigorous verification planning and coverage closure methodologies are applied

"FV wherever we can, simulate where we must" – Erik Seligman, JUG 2016




3/5/18




Source: Teradyne presentation at CDNLive Boston, Nov 2017

3/5/18






• Effort to fix a bug increases significantly the further into the development cycle






- Managers, verification engineers and even designers all agree that designers *SHOULD* get more involved in verification
- Reality is that RTL design, implementation tasks, etc. MUST get done
- Conclusion: Only successful way to get designers involved in functional verification is <u>automation</u>



### JasperGold Superlint: CONFERENCE AND EXHIBITION Hand-off Robust Reusable RTL




**Comprehensive functional checks, violation debug &** waiver handling based on best-in-class formal analysis



### • ARM

"We've been using the JasperGold Superlint App at ARM for more than a year, and we've had success with improving RTL signoff and shortening time to market. With the ability to find bugs weeks earlier in the design process, we've reduced late-stage RTL changes, which enables the team to save additional time when we get to the functional verification stage."





Hobson Bullman Vice President and General Manager Technology Services Group, ARM




Source: ARM keynote presentation at Jasper User Group, Nov 2016

3/5/18









3/5/18

### CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION UNITED STATES CONFERENCE AND EXHIBITION CONFER

		uick technology : 5 IPs in 6 r				<ul> <li>Formal verification ensures better confidence in security features</li> </ul>
	IP AAA	IP BBB	IP CCC	IP DDD	IP EEE	implementation
	Mature IP, 50 registers	New IP (on- going ), 189 registers	New IP derivative	New IP derivative	New IP derivative	
nitial setup formal tb already in blace)	1h	Early verif start	2h	2 wks	On-going	<ul> <li>IP-XACT based flow developed &amp; deployed</li> </ul>
RTL bugs	2, found immediately	10	1 found immediately	1 found	On-going	<ul> <li>Reduces effort needed to deploy register formal verification</li> </ul>
ssues in spec / P-XACT	Several found	Several found before RTL availability	inimediately	On-going	On-going	Less errors, less debug as automation makes sure modeling layer & IP-XACT are in line
Flow ena	bles fast iter	ations when n	ew RTL / spec	deliveries		• Next
	More exhaus	stive verification	n leading to m	ore confidenc	e	<ul> <li>Automate generation of a template for the modeling layer</li> <li>How to take benefit from this flow to reduce effort in UVM_REG based verification for the second secon</li></ul>
				for our OTM	32 products	Use of formal coverage & combined coverage

Source: STMicroelectronics presentation at CDNLive 2017






- No need of simulations JG is much faster for these kind of tasks
- <u>1 engineer can cover alone</u> all the connectivity task of a project very fast.
- Short time to write the script for the first time
- Short script for a long task = short task
- Few days of work instead of weeks
- Significantly reduced the effort for connectivity tasks!!!
- Totally re-usable written once and can be used for any other connectivity task
  - We used the same script instantly in a <u>completely other project</u>
- Gives also unexpected connections can find hidden bugs
- 3132 connections proven with a button click in our last project using this method
- We <u>found several bugs</u> thanks to JasperGold



Source: DSP Group presentation at CDNLive 2016




3/5/18



• Definition already well established in industry


No checks fail while reaching all coverage

- Signoff is all about confidence
  - IMPORTANT: Finding bugs
  - CRITICAL: Finding no bugs while reaching a measurable, planned set of coverage
- Required:
  - Verification plan specifying checks and coverage to measure progress and define done
  - Technology and methodology to achieve signoff



3/5/18

### 2018 DESIGN AND VERIFICATION " **Formal Signoff Summary**




© 2018 Cadence Design Systems, Inc. All rights reserved.

CONFERENCE AND EXHIBITION

## JUNITED STATES JUG: Coverage-Driven Formal Verification Signoff on CCIX Design

• Partnership with IP Group at Cadence



Source: Cadence IPG presentation at JUG 2017

3/5/18


## JUNITED STATES JUG: Coverage-Driven Formal Verification Signoff on CCIX Design

• Partnership with IP Group at Cadence

High quality bugs found			Formal as viable option for IP signoff in amenable targets	
	Formal	Sim	Summary	
# Assertions	282			
Proof convergence	61%		<ul> <li>No method is perfect!</li> </ul>	
Bugs Found	29	Module:	<ul> <li>Formal behind sim in some areas, but ahead in others</li> </ul>	
# "Exclusive" Bugs Hard for other method to catch	15	IP: 13 6	<ul> <li>Formal is competitive with simulation even on a complex block like CCIX         <ul> <li>Main challenge was that CCIX turned out to have more sequential depth than expected</li> <li>4KB packet length (100+ cycles), max credit update (1000+ cycles), timeout scenarios (1000+ cycles)</li> </ul> </li> </ul>	
Formal Code Coverage:	WOTR-4.CCH_P057E 1818	1410 1004	<ul> <li>Formal can do meaningful coverage closure         <ul> <li>Extend to end-of-test and incidental checking bring formal closer to sim wrt coverage</li> </ul> </li> </ul>	
□         0 mm_bit loss_bit         33         33         100 00%           □         0 mm_bit loss_bit         34         100 00%         100 00%           □         0 mm_bit loss_bit         100 00%         104         100 00%           □         0 mm_bits_bit         100 00%         1042         100 00%           □         0 mm_bits_bit         100 00%         1042         100 00%           □         0 mm_bits_bit         100 00%         100 00%         100 00%           □         0 mm_bits_bit         100 00%         100 00%         100 00%           □         0 mm_bits_bit         100 00%         100 00%         100 00%           □         0 mm_bits_bit         100 00%         100 00%         100 00%			<ul> <li>Enhance semi-formal even further         <ul> <li>Critical piece of signoff since it is where sim does a better job</li> </ul> </li> </ul>	
D (trans, in, colo, and trans, in, colo, and	51	53 100.0	<ul> <li>Recommend to sign off with formal if:</li> </ul>	
Formal Functional Covera			<ul> <li>Design is "formal friendly"</li> </ul>	
Constant even thread prev (MPANMC = 110, PO)     Constant, prev (MPANMC = 110, PO)     Constant, previous (packet, decoder trans, packet     Constant, packet, pack	et, bin-rain, packet, bin. 31 (, bin-rain, packet, bin. 409 d, bin-rain, packet, bin. 308 d, bin-rain, packet, bin. 308 d, bin-rain, packet, bin. 604 r/sink, bin060, COUNT. 25	5308 100 0 31 100 0 409 100 0 3438 100 0 306 100 0 604 100 0 25 100 0 25 100 0	<ul> <li>Sequential depth is the most important factor</li> <li>Running simulation one level above target block</li> </ul>	


Source: Cadence IPG presentation at JUG 2017

3/5/18



# Conference and exhibition Case Study: Infineon

3/5/18





- The Need for Speed
- Formal methods to avoid sim cycles
- Coding for max sim speed
- Speeding power + mixed-signal SoC
- Break

3/5/18

- Portable Stimulus for faster verification
- Applying hardware to speed system verification
- Summary and call to action



- General SystemVerilog Coding
- Coding for Multi-Core Simulation
- UVM Save / Restart Methodology



- SystemVerilog is BIG (800+ pages)
  - Lots of opportunity to improve performance
- Focus today on a few of high-level concepts for making environments faster
  - Caching data (results, objects, etc.)
  - Focus on efficient algorithms
  - Choosing correct data-structures
- What is not being discussed today
  - Basic code optimization
  - Assertion / Functional coverage coding
  - Efficient randomization / constraint creation
  - Comprehensive coding guidelines (including these topics and more) available at <u>http://support.cadence.com/</u> -- "Simulation Performance Coding Guidelines for SystemVerilog"



- Examples of when caching is effective
  - The same inputs always produce the output
    - When the calculation is done often (e.g. every cycle)
    - The same inputs will often be repeated over the short term
    - The calculation is expensive with respect to other things at the same time
  - A class object can be reused
    - When consumers of an object will take only what they want (won't keep a reference)
    - When the object is heavy to create
    - When the object has complex constraints (reuse of constraint construction)



```
function int unsigned hash(string key);
hash = 0;
for(int i=0; i<key.len(); ++i) begin
hash += key[i];
hash += (hash<<10);
hash ^= (hash>>6);
end
hash += (hash<>3);
hash += (hash>>11);
hash += (hash<<15);
endtask
```

What's the problem?



```
function int unsigned hash(string key);
hash = 0;
for(int i=0; i<key.len(); ++i) begin
hash += key[i];
hash += (hash<<10);
hash ^= (hash>>6);
end
hash += (hash<>3);
hash += (hash>>11);
hash += (hash<<15);
endtask
```

Nothing (it is simple and fast), but, it is a linear algorithm so there is a possibility for improvement



```
function int unsigned hash(string key);
static int unsigned cache[string];
//if you need to manage the cache size. Use a static
//array as will be the fastest.
static string aged_list[MAXSIZE];
static int oldest = 0;
// This is the savings if the same key gets used alot
if(cache.exists(key)) return cache[key];
... //normal cache algorithm
// This is the cache overhead.
cache[key] = hash;
cache.delete(aged_lsit[oldest%MAXSIZE]);
aged_list[oldest%MAXSIZE] = key;
++oldest;
endfunction
```

A simple cache may make things faster



```
task mycomp::run(uvm_phase_object phase);
forever begin
  @(posedge vif.clk);
  if(txstart) begin
    local_data = mydata::create("data",this);
    data.randomize();
    send_recv_data(data); //some time consuming work
    $cast(shared_data, local_data.clone()); //copy it
    txport.write(shared_data); //send it on
    end
  end
endtask
```



```
task mycomp::run(uvm_phase_object phase);
forever begin
  @(posedge vif.clk);
  if(txstart) begin
    local_data = mydata::create("data",this);
    data.randomize();
    send_recv_data(data); //some time consuming work
    $cast(shared_data, local_data.clone()); //copy it
    txport.write(shared_data); //send it on
    end
  end
endtask
```

Data is created every time through the loop, but only used locally.



```
task mycomp::run(uvm_phase_object phase);
local_data = mydata::create("data",this);
forever begin
    @(posedge vif.clk);
    if(txstart) begin
        data.randomize();
        send_recv_data(data); //some time consuming work
        $cast(shared_data, local_data.clone()); //copy it
        txport.write(shared_data); //send it on
        end
    end
endtask
```

Move data creation to only happen once.



- Know the complexity of your algorithm
  - Constant (O(1)), logarithmic (O(logn)), linear (O(n)), quadratic (O(n2)) ...
  - Watch out for loops in loops
    - A loop is O(n)
    - A loop inside a loop is O(n2)
    - A loop inside a loop inside a loop is O(n3) ...
- Watch out how often you are doing work
  - A linear algorithm executed every cycle will likely be problematic
- Watch what you do when operating on larger data sets (higher values of n)
  - Can algorithm be changed to be constant or logarithmic?
  - Can executions of the algorithm be minimized?



```
input real vin;
output real vout;
real vdata[512];
logic[8:0] ptr;
always@(posedge clk)
   ptr<=ptr+1;
real sum;
always@(posedge clk) begin
   vdata[ptr] <= vin;
   sum=0.0; foreach(vdata[i]) sum+=vdata[i];
   vout <= sum/512;
end
```

What's the problem?



```
input real vin;
output real vout;
real vdata[512];
logic[8:0] ptr;
always@(posedge clk)
    ptr<=ptr+1;
real sum;
always@(posedge clk) begin
    vdata[ptr] <= vin;
    sum=0.0; foreach(vdata[i]) sum+=vdata[i];
    vout <= sum/512;
end
```

Every edge we sum the array even though only one element changes



```
input real vin;
output real vout;
real vdata[512];
logic[8:0] ptr;
real curr=0.0;
always@(posedge clk)
  ptr<=ptr+1;
always@(posedge clk) begin
  vdata[ptr] <= vin;
  vout <= curr/512;
  curr <= curr-vdata[ptr]+vin;
end
```

Better to only do what is required each cycle



- · This is related to memory management and algorithms
- Memory management
  - Dynamic data structures (dynamic arrays, queues, associative arrays, classes) have heap management overhead.
  - Static arrays and structs are pass by value (no heap management)
  - This overhead can be significant depending on how an object is used
- Basic QDA Algorithms
  - Search
    - Associative arrays are O(logn)
    - Everything else is O(n)
  - Front/back insertion
    - Associative arrays are O(logn)
    - Queues are O(1)
    - Static and dynamic arrays are O(n) (must be done manually)
    - Queues auto-size when needed
  - Random insertion
    - Associative arrays are O(logn)
    - Everything else is O(n)




- General recommendations
  - Use associative arrays when searches dominate
  - Use queues for most dynamically sizeable random access objects
  - Use static arrays anytime it is reasonable
  - Use structs instead of classes for tuples (or simple metadata)




```
mydata datain[$];
task mycomp::write(mydata data);
data = data.clone();
datain.push_back(data);
endtask
task mycomp::check(mydata data);
foreach(datain[i]) begin
    if(datain[i].unique_id == data.unique_id) begin
        do_work(datain[i]);
        datain.delete(i);
        return;
        end
    end
    do_error(data);
endtask
```

What is the problem with this?





Use an associative array instead Lookup and deletion are O(log(n)) instead of O(n)!



```
2018
DESIGN AND VERIFICATION*
                 Another Data Structure Example
UNITED STATES
 class data;
   int aval;
   int bval;
                                              What is the problem with this?
   int extra;
 endclass
 data sparse memory[int];
 function add elem(int addr, data d);
   sparse memory[addr] = d;
 endfunction
 function data get elem(int addr);
   data rval;
   if(sparse memory.exists(addr))
     rval sparse memory[addr];
   else
     rval = new;
   return rval;
 endfunction
```



# **Another data Structure Example**

```
class data;
  int aval:
  int bval;
  int extra;
endclass
data sparse_memory[int];
function add elem(int addr, data d);
  sparse memory[addr] = d;
endfunction
function data get elem(int addr);
  data rval;
  if(sparse memory.exists(addr))
    rval sparse memory[addr];
  else begin
    rval = new;
    sparse memory[addr] = rval;
  end
  return rval;
endfunction
```

There is no need for a class (no polymorphism or any class behaviors)



```
typedef struct packed{
```

```
int aval;
```

int bval;

```
int extra;
```

```
} data;
```

```
data sparse memory[int];
```

```
function add_elem(int addr, data d);
  sparse_memory[addr] = d;
endfunction
function data get_elem(int addr);
  return sparse_memory[addr];
endfunction
```

#### Change to a struct



- General SystemVerilog Coding
- Coding for Multi-Core Simulation
- UVM Save / Restart Methodology



- Multi-core simulation is similar to hardware acceleration except
  - Uses standard servers
  - Achieves acceleration by sending concurrent work to separate cores
  - Some applications (such as wave dumping) also lend themselves to running in separate cores
- The same coding that works for acceleration works for multi-core
  - Synthesizable code
- General guidelines
  - Signal level activity should be in synthesizable bfms
  - Reduce activity between accelerated and non-accelerated sections maximizes speed up
  - Synchronized designs speed up the best but are not required



```
module somemod1 (input clk, ...)
    always@(posedge clk)
    ...//complex expressions and assignments
    always@(posedge clk)
    ...//more complex expressions and assignments
    always_comb
    ...//best is to not have any timing
    assign ... //best is to not have any timing
    endmodule
```

```
module connector(input clk, ...)
clkgater gl(gclk,clk,cenable)
somemod1(gclk, ...);
othermod(clk, ...);
endmodule
Will attempt to associated
processes with clock or gated
version of clock
```

- What multi-core wants is
  - Lots of independent processes active at the same time

```
© 2018 Cadence Design Systems, Inc. All rights reserved.
```



# **Coding for Multi-core Simulation**

```
module behav (myinterface mif, ...)
import vepkg::*;
//some rtl stuff
//some ve stuff
endmodule
```

```
module timedblock(...)
assign #1.1 w1 ----
assign #0.3 w2 = ---
assign #2.6 w3 -----
...
endmodule
```

All happen in different time slots so may not be able to be in parallel if there are interdependency


- What multi-core doesn't want is
  - Behavioral code (things it can't synthesize)
  - Lots of independent timing (very few events at a given time slot)



- General SystemVerilog Coding
- Coding for Multi-Core Simulation
- UVM Save / Restart Methodology



- Test sets tend to do the same initialization work prior to doing test specific work
- Device setup may take as much as 80% of the simulation time
- Treat the device setup as an extension of the build
  - Build a base simulation snapshot
  - Run the simulation to time N (when device setup is complete)
  - Save the simulation snapshot at time N
  - Run the test set using the saved simulation snapshot
  - Make use of reseeding to run the same tests with different seeds





```
class base_restart_test extends uvm_test;
...
task run(uvm_phase_object phase);
init_seq init_seq = init_seq::type_id::create("init_seq",null);
test_seq seq;
init_seq.start(null, null);
$save(init_seq.get_type_name());
$value$plusags("SEQUENCE=%s",restart_seq_str);
seq = test_seq::type_id::create(restart_seq_str,null);
void'(seq.randomize());
seq.start(seqr, null, -1, 0);
endtask
endtask
```

- Each configuration is a UVM test

   +UVM\_TESTNAME=config\_1
- Tests are virtual sequences loaded from command line arg
  - +SEQUENCE=testseq



## **Questions?**

3/5/18



- The Need for Speed
- Formal methods to avoid sim cycles
- Coding for max sim speed
- Speeding power + mixed-signal SoC
- Break

3/5/18

- Portable Stimulus for faster verification
- Applying hardware to speed system verification
- Summary and call to action



- Discuss verification of mixed signal SoC that is powered by an off-chip regulator driving on-chip supplies
  - Processor based design powered by on-chip power supplies
  - Verify SPICE, RNM, AMS, Verilog models in the same environment
  - All IP developed by Cadence
  - Power intent specified in UPF 2.0
- Low Power Mixed Signal simulation run in UVM
  - LDO (SPICE) driving UPF Power Supply Network
  - Isolation, state retention, power shutoff
- Target Technology Cadence 45 nm GSCLIB045



# 2018 Low Power Basics

Concept	Description
Power Domains	Group the elements of logic hierarchy that share the same primary power supply
Supply Ports	Provide the supply interface to power domains and switches
Supply Nets	Connect supply ports
Power Switch	Based on the value of the power control signal, the Power Switch connects / disconnects the input supply port to the output supply port of the switch
HDL Supply Net Control Functions	UPF provides functions which enable the user to drive Supply Ports in low power simulation: supply_on, supply_off, supply_partial_on
Power Supply Network	Consists of supply ports, supply nets and power switches and their interconnections
LDO	Low-dropout regulator. DC/DC converter used for on-chip power supplies




Concept	Description
State Retention	Allows the contents of registers to be saved prior to power shutoff and recovered when is power is restored Usually performed on key control registers
Isolation	Prevents corrupted values from propagating from shutoff power domains to power domains which are powered up
Power Shutoff (PSO)	Power reduction method where power domains are shutoff. Shutoff can be performed by Power Switch or by turning off the power to the supply ports. Isolation and State Retention are often used in Power Shutoff Domains



- Most Common
  - HDL Supply Net Control Functions (supply\_on)
  - UPF Power Switches
- hdl\_supply\_net\_type
  - Drive UPF supply nets from HDL models
  - UPF Package






SW1, SW2 – UPF Power Switches VDD\_SW1 – UPF Supply Net VDD\_SW2 – UPF Supply Net

VDD3 – UPF Supply Net with Resolution Function




- UPF Supply Nets require a STATE and VOLTAGE
  - STATE –
     UNDETERMINED,
     PARTIAL\_ON,
     FULL\_ON, OFF
- wreal / electrical ports provide the VOLTAGE, but no STATE
- Add STATE through VCT (Value Conversion Table)



<pre>create_supply_net VDD2 create_hdl2upf_vct VCTwr2upf_VDD2 \ -hdl_type {sv cds_rnm} \ -table {{&gt;=4.8 FULL_ON} \ {&gt;=4.5 PARTIAL_ON} \ {&lt;4.5 OFF}}</pre>		
FULL_ON	Does not cause corruption	
PARTIAL_ON	Enable / Disable corruption through UPF command	
OFF	Corrupt	
UNDETERMINED	Corrupt	



- The VOLTAGE from the UPF supply net is connected to the electrical signal by an internal R2E connect module
- The impedance of the R2E connect module is critical for analog block simulation




### **DESIGN AND VERIFICATION** Block Diagram & Power Architecture

CONFERENCE AND EXHIBITION


UNITED STATES


CORE (PD CORE) **TB\_CORE** VDD 5V 2.54 V LDO LDO MASTER VSS PROC (RNM) (SPICE) (SPICE) 12 V -> 5 V. ANALOG TOP Programmable Load LDO PD\_AON AON RNM / EE Net REFSYS (SPICE) Bias **Off-Chip** SPICE RNM OSCILLATOR UPF BANDGAP PCM ANA (Verilog) (RNM) Verilog / SV **UPF** Supply Net Clock. POR Reset VDD AON (1.24 V) VDD\_PROC (0.93 V) PSO PROC SW PROC PCM\_DIG LPM RETN PROC (POWER CONTROL ISO PROC, ISO HBUSM **CLOCK & RESET CONTROL)** VDD PROC SW SEQUENCER (Partial CLOCK, RESET HBUS\*[3] State Retention HBUS\*[4] ISOLATION Н REGISTER DIGITAL TOP PRIMARY I/O В Interface PD AON 11 (Partial S State Retention) HBUS\*[5] BUSARB SRAM HBUS\*[1] DCACHE PD PROC PROC HBUS\*[0] HBUS\*[2]












© 2018 Cadence Design Systems, Inc. All rights reserved.



Power State	Description
Power Up	LDO AON powers up, Power On Reset, Clock Enabled, JTAG, BUSARB, PCM_DIG on
Load SRAM	JTAG loads PROC object code LDO_PROC powers up PROC executes instruction thread
Power Down PROC	LPM_ asserted. Cache flush started, clock gated, state saved, isolation enabled. Power Shutoff by Power Switch SW_PROC
Power Up PROC	LPM_ released. PROC power on – SW_PROC turned on. Restore state, release state.
LDO Shutdown	Output of VREG is heavily loaded, causing LDO_AON and LDO_PROC to be shutoff. Load is removed, enter Power Up State. After POR, enter into LOAD SRAM state After LOAD SRAM – PROC executes instruction thread

# **Switch in AMS Design Configuration**



© 2018 Cadence Design Systems, Inc. All rights reserved.

3/5/18

2018 DESIGN AND VERIFICATION"

# DESIGN AND VERIFICATION VDD\_5V TRANSITIONS TO FULL\_ON

1

CONFERENCE AND EXHIBITION

UNITED STATES




Beginning	VDD_5V ramps for 0V (OFF) to < 4.8 V (PARTIAL_ON) (PARTIAL_ON -> OFF). Waveform not shown
Middle	VDD_5V has multiple transitions between FULL_ON and PARTIAL_ON Disable LDO_AON until VDD_5V is FULL_ON and BANDGAP output >= 1.2 V

# 2018 VDD 5V TRANSITIONS TO FULL ON


11

CONFERENCE AND EXHIBITION UNITED STATES





# **LDO SHUTDOWN POWER STATE**





• Low Power MS simulation allows user to verify the operation of on-chip power supplies, clock generation, reset, and digital logic concurrently

Issues Found	Description
PSN Errors	Debugged using SimVision Power Supply Network. Usually found at start of LP verification cycle
Incorrect parameter setting on POR cell	VREF_LDO parameter was initially set to 2.4 v instead of 4.8 v. Result – LDO_AON turned on too soon produced wrong output voltage. Digital logic did not function.
Incorrect registers for state retention	PROC / UPF developers worked together to determine correct registers for state retention strategy
Staggering isolation enable signals	PROC / UPF developers decided to disable HBUS access (through isolation) until PROC was running. Prevent accidental HBUS traffic



- Cache Flush
  - Contents of Data Cache had to be transferred to SRAM before power shutoff
  - Required changes to Instruction / Data Cache and PCM\_DIG
- Based on accuracy / simulation performance requirements swap models
  - Oscillator replaced Verilog AMS model of PLL with Verilog model
  - LDO replaced RNM model with SPICE model
- Recommendation isolate handshaking signals (bus request, bus grant ...) to their inactive state to prevent locking HBUS when PROC is shutoff



- The Need for Speed
- Formal methods to avoid sim cycles
- Coding for max sim speed
- Speeding power + mixed-signal SoC
- Break

3/5/18

- Portable Stimulus for faster verification
- Applying hardware to speed system verification
- Summary and call to action









- The Need for Speed
- Formal methods to avoid sim cycles
- Coding for max sim speed
- Speeding power + mixed-signal SoC
- Break


3/5/18

- Portable Stimulus for faster verification
- Applying hardware to speed system verification
- Summary and call to action

# Soc HW Verification Next Level of Challenges For PSS


- Simulation speed
  - A UVM TB, and in specific randomization, cannot be expedite
  - Low ROI on multi-core simulation and emulation
  - SV re-elaboration is a concern
- Coverage closer requires lots of work
  - Virtual sequence creation is manual
  - Example: cannot ask a tool "try all possible traffic in all legal configurations modes"
  - Coverage holes requires reachability analysis
- UVM test creation requires expertise
  - UVM sequences introduce a learning curve and protocol VIPs comes with manuals
  - Debug contradictions or illegal tests analysis are time consuming
- Self-checking becomes a challenge
- Portability and reuse
  - Vertical reuse is a challenge
  - Cannot leverage the efforts in terms of registers sequences, tests and coverage

Connectivity Performance And Stress Short Multi-IP **Scenarios** Low-power **Use-Cases** 





#### CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION INITED STATES Intuition

- Create an abstract behavioral model to capture the legal scenario space
  - Automated self-checking test creation, coverage and debug
- Parsing the model allows leveraging it multiple ways:
  - Example #1: portability and reuse
  - Example #2: time and resource aware solving (virtual sequence)
  - Example #3: coverage reachability
  - Example #4: speed…
- Consider the challenge of randomizing 1M packets
  - Randomization consumes time
  - Do you really need 1M variations??





Step 1: Define component types and





## Automated Hi-Speed C TestBench Palladium + AVIP








- The potential of Testbench speed-up is large
  - Perspec works with post-silicon environments that are million times faster than simulation
- Speed-up is achieve using:
  - Legally parallel mixing of gen-time and with runtime reactiveness and repetition
  - Parallelizing the BFM logic
    - Cadence AVIP can be parallelized in MC
  - Running procedural C on the host
  - Eliminating re-elaboration step for new tests
- Cadence provides significant speedup on
  - On Xcelium<sup>™</sup>, Palladium<sup>®</sup>, Protium<sup>™</sup> and Post-silicon



- The Need for Speed
- Formal methods to avoid sim cycles
- Coding for max sim speed
- Speeding power + mixed-signal SoC
- Break
- Portable Stimulus for faster verification
- Applying hardware to speed system verification
- Summary and call to action






- Data center density and connectivity
  - Rack-based footprint
  - High-speed 56Gbs optical interfaces
  - Host expansion via Infiniband Switch
- Maximize availability and utilization
  - Power module redundancy
  - Hot-swappable power module
  - Fine-grained user granularity of 4MG increments
- Cloud Readiness
  - Enable shorter term access without the need to setup and host
  - Ease adoption via advanced virtualization features







- Use model versatility and scalability
  - 22+ use models for RTL and netlist
  - Scaling from 4MG to 9.2BG
- Debug platform
  - FullVision, InfiniTrace, Virtual Verification Machine, Dynamic Probes, SDL,
- Applications
  - In-circuit emulation SpeedBridge® interface
  - Accelerated Verification IP (transactors for most popular interface for the purpose of acceleration)
  - Emulation Development Kit
  - Dynamic Power Analysis
  - Virtual Emulation and Debug



# CONFERENCE AND EXHIBITION HW-assisted Verification Productivity Loop





## **Scalability from Small to Large Payload Sizes**

2018 DESIGN AND VERIFICATION"

CONFERENCE AND EXHIBITION


SoC / System IP Subsystem Bare Metal Software and Application SW Stack **Application SW Stack Bare-Metal Software** Compute Compute Sub System Customer's Application-Specific Components CPU Customer's Application-Specific IP L2 cache L2 cache High Speed, General-Low-Speed Cache coherent fabric Wired Interface Purpose Peripherals Peripherals Peripheral 2-16M Gates 32-128M Gates 128-4096M Gates or more Debug fixes trigger Debug fixes trigger Re-run Re-run Emulation needs to scale of test suites of test suites beyond 4 billion gates while allowing resource to be System-level bugs may trigger shared with best user module-level changes (ECOs) granularity of 4 million gates




## **Emulation Choices**

In-Circuit Emulation mature and vibrant, Virtual Emulation emerging







Users need Congruency and a common environment



## **FPGA-Based Prototyping Is Fragmented**

Disjointed, lacking integrated flow and automation

• FPGA-based prototyping









## Challenges:

- Fragmented
  - Requires RTL modifications
- Lack auto compilation
  - Memory and clocks
  - Partitioning
- Lack of flow integration
  - Emulation and prototyping
  - Configuration reuse
  - FPGA P&R

#### 2018 DESIGN AND VERIFICATION" **FPGA-Based Prototyping Is Hard To Do...** CONFERENCE AND EXHIBITION Interfaces UNITED STATES Clocking **Memories** RF spectrum Before Partition c1 (100 Mhz) (2 (0) Mhz) c3 (250 Mhz) Read Enable c4 (300 Mhz) V3 data After Partition c1 (100 Mhz) c2 (33 Mhz) c3 (250 Mhz) c4 (300 Mhz) Need many low-skew clock lines Software Debug Hardware and Software in Lock Step Memory View Gund




FPGA-based prototyping has become the methodology of choice for early software development

#### BUT...

Prototyping implementation and bring-up takes too long and there has, so far, not been any easy transition from simulation and emulation into FPGA-based prototyping







No RTL modifications needed


- Clocking / number of clocks
- Automated memory compilation and modeling
- Fully automatic, multi-FPGA partitioning
  - Optional manual optimization

#### FPGA timing closure

- Multiple design integrations per day
- Avoids time-consuming FPGA P&R

#### Fully integrated FPGA P&R

- Automatic constraint generation
- Guaranteed P&R success




# **No RTL Modifications – Clocking**

## Traditional imitations:

2018 DESIGN AND VERIFICATION"

CONFERENCE AND EXHIBITION

- Gated clock, multiplexed clocks
- # of clocks
- Difficult to achieve FPGA timing closure
- Long iteration times / long FPGA P&R times
- Unpredictable results and prototype behavior



### Automated Clocking

- No hold-time violations in user clock domains
- Removes any FPGA-specific clock limitations
- Supports unlimited # of design clocks
- Improves FPGA timing closure
- Accelerates FPGA P&R times

#### Protium is "cycle-based"

- Protium updates each net in the design once per cycle of a conceptual clock called FCLK.
- FCLK is generated automatically by the compiler. Its frequency is determined by the compiler.
- Depending on the clocking mode, CAKE1x or CAKE2x, the fastest design clock changes once or twice per FCLK cycle.

FCLK cycle #	0	1	2	3	4	5	6	7	8	9	10	11	etc.
CLK (conceptual)													
astest design clock CAKE2x)			<u> </u>	<u> </u>									

#### FCLK and Step Clock


- In Protium hardware, FCLK is a conceptual clock, but step clock really exists.
- Step clock is ideally 150Mhz, but may be slower.
- In each compile, the compiler determines both the <u>step clock</u> frequency and the <u>step count</u>
- Step count is the number of step clock cycles per FCLK cycle
- Typical step count is between 10 and 50





# Users Need a Fully Integrated Implementation Flow


- Automated prototyping flow reduces time-to-prototype (TTP) from months to weeks
  - Design changes have much
     lesser time impact on iterations
  - Simpler single pass flow iterations are run in hours not days
  - Software development gets a head start measured in months not days





## No ASIC RTL changes

- Automatic conversion of latches and tri-states
- Automatic memory compilation and modeling
- Fully automated clock tree transformation
  - Automatic conversion of gated and multiplexed clocks





# Comprehensive, Automated Memory Support

**Conversion** and **implementation** of memories is one of the **most challenging** and **time-consuming** steps in bring-up of an FPGA-based prototype (often taking many weeks to complete).

Туре	Size	Palladium MMP	Upload/ Download	Perform.	Comments	Protium S1 Memory compile capabilities :		
FPGA-internal	~50Mbits / FPGA	Yes	Yes	Full speed	Fully automatic compile	<ul> <li>Smaller memories are automatically compiled into</li> </ul>		
XSRAM (automated small external memory)	128 Mbytes per memory card	Some	Yes	<12MHz	<ul> <li>Fully automatic compile</li> <li>Extends 'FPGA-internal' memory to external SRAM</li> <li>Useful for Serial Parallel Interface (SPI)-flash and other small memories (e.g. boot ROM)</li> </ul>	<ul> <li>FPGA-internal resources</li> <li>For larger, off-FPGA memories, the Protium platform offers</li> <li>several automated solutions, see table</li> </ul>		
XDRAM (automated bulk memory)	16 GBytes per XDRAM card	DDR family models	Yes	<16MHz	<ul> <li>semi automatic compile</li> <li>Leverages XDRAM hardware Support for DDR3/4, LPDDR3/4</li> </ul>			
DCMC (Direct Connected Memory Card)	x GBytes (depending on memories used)	No	No	Full design speed	<ul> <li>Design change may be required, depending on memory type</li> <li>App notes available</li> </ul>			
FCMC (Full-custom Memory Card)	Custom	No	No	Full design speed	Fully custom development			
© 2018 Cadence Design Systems, Inc. All rights reserved.								



# Innovative XDRAM & XSRAM Solution

- XSRAM
  - Benefits:
    - Increases FPGA internal memory from 80Mbits to 128MBytes (>10x)
    - Automatic mapping of any memory type
    - Support for multi-port memories
    - Support for backdoor upload/download



- XDRAM
  - Benefits:
    - Adds DDRx bulk memories
    - Supports LPDDR2/3/4; DDR3/4; HBM
    - No change to design memory controller and firmware
    - Support for backdoor upload/download
    - Acts as memory SpeedBridge (timing, refresh, etc.)




# **Hardware and Software Debug**

Waveforms across partitions

CONFERENCE AND EXHIBITION


- Design-centric view vs. FPGA-centric
- Force/release
  - Predefined signals (at compile time) to "0" or "1" during runtime
- Monitor signal
  - Real-time monitoring of predefined (at compile time) signals
- External data capture card
  - Thousands of signals for millions of cycles
- State read-back



- Backdoor memory access
  - Quickly change boot code, software, etc.
- Clock control
  - Start/stop the clock on demand
- Fully scriptable runtime environment
- Remote access

**JTAG** 

- Network resource anytime from anywhere
- Assertion checkers
- High-performance link to software model





**Probes** 

**Daughtercards and peripherals** 


© 2018 Cadence Design Systems, Inc. All rights reserved.

Software Debug: C Code




## Unique to Protium™

- External data capture card
  - Thousands of signals for millions of (DUT) clock cycles
- Force/release signal
  - Forces predefined signals (at compile time) into "0" or "1" during runtime
- Memory upload and download
- Monitor signal
  - Real-time monitoring of predefined (at compile time) signals
- State read-back without recompile
- Assertion checkers
- Runtime
  - Start/stop clock capability (run "N" cycles)
- Probes
  - Runtime data capture of predefined signals for offline waveform viewing









- The Need for Speed
- Formal methods to avoid sim cycles
- Coding for max sim speed
- Speeding power + mixed-signal SoC
- Break

3/5/18

- Portable Stimulus for faster verification
- Applying hardware to speed system verification
- Summary and call to action

111



- Every facet of SoC verification benefits from speed
- Faster engines, faster coding, more efficient cycles (MDV) and avoiding simulation cycles are all approaches to gain verification speed
- So tap into the verification speed-force today
  - Add JasperGold<sup>®</sup> Apps
  - Run more efficient code faster in Xcelium<sup>™</sup>
  - Create more efficient stimulus faster in Perspec<sup>™</sup>
  - Verify systems faster in Palladium® and Protium®



# **Questions?**

3/5/18

© 2018 Cadence Design Systems, Inc. All rights reserved.

113



# Thank you!

3/5/18