



An easy to use Python framework for circuit sizing from designers for designers.

Wolfgang Scherr, DVCON 2024, Munich

Violeta Petrescu, Johannes Sturm, Dirk Hammerschmidt, Santiago Martin Sondon



Federal Ministry Republic of Austria Labour and Economy





Automation is not new...



Source: Keynote Austrochip 2022, Benjamin Prautsch, Fraunhofer IIS

https://publica-rest.fraunhofer.de/server/api/core/bitstreams/384d05a3-60b7-4216-aa63-dbcb1dd35a6d/content



Why yet another approach?

- Electrical engineering ≠ Computer science
- Analogue design competence ≠ Programming competence
- Ensure the focus on the needs of analogue designers (not programmers)
- Make exchange of design procedures as simple as passing on a schematic
- Lightweight setup, PDK & tool agnostic, open for any tool extension



Assume you need a **Schmitt-trigger** for TSMC 65nm – given spec: Vil, Vih, Vihys.

- One might probably think it is trivial, but...
- ... how to choose the design (and from where)?
- How long would it take to design it? Or just let an optimiser like e.g. Wicked find them?
- How long would it take to verify (at least PVT)?
- How to post-process and document the results?
- What about quickly reacting on a spec update later on?
- Or what about re-use for e.g. TSMC 28nm?



Fig. 1. CMOS Schmitt trigger and its transfer characteristic.

I. M. Filanovsky and H. Baltes, "CMOS Schmitt trigger design," in *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, vol. 41, no. 1, pp. 46-49, Jan. 1994



Circuit generation with CCC

- Get the Jupyter notebook of this generator from a lib or just a colleague
- Open a terminal, start Spyder (as tool to use Jupyter notebooks)





How can CCC handle "any" technology and tool?





Exemplary mapping for TSMC PDKs

	tsmcN28	tsmcN65	tsmc18						
MN	nch_mac	nch_mac	nmos2v_mac						
MP	pch_mac	pch_mac	pmos2v_mac						
MNL		nch_lvt_mac							
MPL		pch_lvt_mac							
MNH		nch_hvt_mac							
MPH		pch_hvt_mac							
MN09	nch_mac								
MP09	pch_mac								
MN12	nch_18ud12_mac	nch_mac							
MP12	pch_18ud12_mac	pch_mac	char.						
MN15	nch_18ud15_mac	(curther							
MP15	pch_18ud15_mac	lete (fuite	sible						
MN18	nch_18_mest	ompies RF-pu	nmos2v_mac						
MP18	pot not yel c	e.e.emac	pmos2v_mac						
MN25	MN25 list is not devices an 25 mac								
MP2	s more us	pch_25_mac							
MN33	event	nch_25od33_mac	nmos3v_mac						
MP33		pch_25od33_mac	pmos3v_mac						
MN50									
MP50									
MNH25		nch_hv25_mac							
MPH25		pch_hv25_mac							
RP	rpodwo_m	rppolywo_m	rphpoly_dis						
RN	modwo_m	mpolywo_m	mhpoly_dis						
CM									
CP									
QN									
QP									

Note: one can still use ANY library/cell from a PDK, but note that your notebook will not be technology-independent anymore.



What does agile design mean in CCC context?





Outlook

- Open-source educational version with ng-spice planned



• Own (PhD) work on layout ongoing with similar philosophy as CCC



Thank you for your attention!

- Acknowledgements:
 - SODA (System-on-Chip Design Automation) Josef-Ressel Centre for funding this work



- Special acknowledgements:
 - Skillbridge:
 - Skill/tool details:

Diss. Tobias Markus / R.-K. University Heidelberg

Andrew Beckett via Cadence forum



Backup slides



Typical designers' (manual) work tasks...

- Get familiar with a new technology
 - extract relevant sizing parameters
 - check out device performance
 - work out advantages and limitations
- Evaluate different circuit architectures
 - literature research, "well known" designs
 - hand calculations / estimations
 - trial setups of designs and initial simulations
- Set up final implementation
 - proper circuit sizing
 - proper circuit verification (m.c., PVT, ...)
 - exhaustive documentation (allow re-use)

automation can significantly improve speed by avoiding to re-do the same task for every PDK (and it gets more critical for a modern tech.)

> automation can significantly improve speed by re-using existing designs from the past and directly map it to new PDK - also use symbolic solvers, do calculations reproducible in scripts...

automation can significantly improve speed by executable optimisation and verification steps (for square-law sizing and especially gm/I_D)

Also: re-use is often limited to own circuits made in the past – or maybe some blocks done in the same group...



central installation like

CCC Environment

- Allow a setup to generate with the same code circuits in multiple technologies
- Modular approach what does this mean:
 - The framework is centrally maintained/released, users never modify that
 - Script is technology-neutral and contains the actual IP, keep it that way
 - Tool setup is also technology-dependent, encapsulate properly





Device characterisation setups

• Exemplary MOS FET characterisation (any device/type), V-driven and I-driven channel



Textbook stuff (square law, gm/ld, ...)

- extract all relevant MOS device parameters (large and small signal) and store them as value tables (versus the varied source) in HDF5
- use very same CCC framework for PDK independent characterization scripts

"Tech-learning" notebooks – get parameters for script- or hand calculations



gmoverid



Examples: agile "work mode" in Spyder

Spyder (Python 3.10)	-rw-r	1 scherrwo iscd-all 954680 Aug 31 20:56 first_experiments.ipynb
■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■	-rw-r	1 scherrwo iscd-all 368816 Aug 31 20:56 ST_design.ipynb
Image: first_experiments X ST_design X cs_amp_sizing X	-rw-r	1 scherrwo iscd-all 117033 Aug 31 20:56 biasgen_sizing.ipynb
Edit View Run Kernel	-rw-r	1 scherrwo iscd-all 89880 Aug 31 20:56 cs_amp_sizing.ipynb
B + X □ D ► ■ C Markdown ~	Python 3	
<pre># some utilities import numpy as np from ccutilities import f2s, graph # setup CUAS creator control import ccctrl as cc</pre>	i	Here you can get help of any object by pressing Ctrl+1 in front of it, either on the Editor or the Console. Help can also be shown automatically after writing a left parenthesis next to an object. You can activate this behavior in <i>Preferences > Help</i> .
		New to Spyder? Read our tutorial
Vin > Specification	# 5cat W = Wo L=sess print(print(gm_p: L 208. W = 1 3	Help Variable Explorer Plots Files IC**Cttp? blft. Younssty to Files I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) ("L", f2s(L)+"m") ("L", f2s(L)+"m") I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) ("L", f2s(L)+"m") I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) ("L", f2s(L)+"m") I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) ("L", f2s(L)+"m") I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) I * target_gain, "gmovergds", target_gmoverid, "gmoverid", 0, Vo_dc*Vdd, plot=False) I * target_gain, "gmovergds", target_gmovergds", target_gmoverid, 0, Vo_dc*Vdd, plot=False) I * target_gain, "gmovergds", target_gmovergds", target_gmovergds", target_gmovergds", target_gmovergds", target_gmovergds", target_gmovergds", target_gmovergds", target_gmovergds", t
<pre>[68]: Vo_dc = 0.5 # relative to supply voltage Av = 50 # voltage gain GBW = 10e6 # gain-bandwidth Cl = 1e-12 # capacitive load print("Av: "+f2s(Av)+"V/V; GBW="+f2s(GBW)+"Hz; Vo_DC="+f2s(Vo_dc*100)+"%Vdd; Cl="+f2s(Cl)+"F") # target 0A lib/cell</pre>	[8]: # ==== # We a del se	Loading pe.cxt StopSrv are done with the session ession tte circuit and symbol 1 >
Libname = "genlib"	[9]: sessio	
	[11]: # If t x=0 y=0	ne. the library does not exist, it will be created. An existing schematic will be overwritten.



Examples: waterfall "work mode" in Spyder

8	spyde -rw-r 1	sch	errwo i	scd-all	1816 Aug	21	22:50	biasgen_generation.py
<u>F</u> ile <u>E</u> dit <u>S</u> earch Sour <u>c</u> e <u>R</u> un <u>D</u> ebug C <u>o</u> nsoles <u>P</u> rojects <u>T</u> ools <u>V</u> iew <u>H</u> elp	-ru-r 1	ach	orruo i	scd-all	2280 4110	. 07	16.12	comp concration by
	-Iw-I I	. scile	errwo r	iscu-all	2200 Aug	5 21	10.12	csamp_generation.py
/home/ma/scherrwo/ccc/dev/ccc/framework/ccc/ccctrl.py	-rw-r 1	. sch	errwo i	scd-all	949 Aug	g 27	16:12	inv1_generation.py
schar v2.py X testing.py X specs.yaml X logicgen.py X csamp generation.py X inv1 gene	ration.py X amp seiotest.py X	> ≡						
1 #1/usr/bin/env python3								
2 # -*- coding: utf-8 -*-			total 1	16				
4 (c) · 2023 · Carinthia · University · of · Applied · Sciences			drwxr-x	<pre>< 4 scherrv</pre>	wo iscd-a	11 40)96 Aug	12 10:14 .
5 ····== CUAS·Cell·Creator·Framework·== 6 All·rights·reserved.·Use·at·your·own·risk.			drwxr-x	<pre>< 8 scherrw</pre>	wo iscd-a	11 40)96 Sep	5 20:46
7 0. Created on Cup Aug. 6 15:35:33 3033			drwxr-x	<pre> 3 scherrw</pre>	wo iscd-a	11 40	96 Sep	3 09:23 generators
9 Created on Sun Aug - 6 15:26:23 2025		_	drwxr-x	(3 scherry	wo iscd-a	11 40	196 Sen	3 12:04 testing
10 @author:·scherrwo				c s senerri			00 ocp	5 12104 ceseing
12 import os								
13 import yaml 14 from yaml.loader import SafeLoader			generat	cors:				
15 import h5py			total 4	10				
17 import numpy as np			drwxr-x	<pre>< 3 scherrv</pre>	wo iscd-a	11 4	1096 Se	p 3 09:23.
18 19 from cdsctrl import (dsSession			drwxr-x	<pre> 4 scherry</pre>	wo iscd-a	11 4	1096 Au	g 12 10:14
20 from ccutilities import f2s, s2f, graph			drwyr-y	() scherry	No iscd-a	11 /	1096 Au	σ 31 21·09 nvcache
21 22 class CccSession(CdsSession):		=		1 schenn	vo iscu-a	- 11 -	70E0 A.	z 21.21.03
23 ····"""Cuas Cell Creator Session Class"""		-	-rw-r	1 scherrv	NO TRESTA	TT /	059 AU	g 31 21:02 blasgen.py
24 25 ···· <i>#################################</i>		-	-rw-r	1 scherrv	wo fhksta	11 4	1580 Au	g 31 21:05 csampgen.py
<pre>26definit(self, proj_dir="", tech="", gui=True): 27"""Class Initializer, check/setup environment and start Tool"""</pre>			-rw-r	1 scherrv	wo fhksta	ff 10)375 Se	p 3 09:23 logicgen.py
28		-	4					
<pre>291.t.tech=="": 30tech = os.getenv('CCTECH')</pre>		-	testing					
31if tech=="" or tech==None:			total	26				
33				. <u> </u>		11 40		2 42-04
34 ·····if proj_dir=="": 35 ·····propv=True			arwxr-x	(3 scherrv	NO 1SCO-A	11 40	996 Sep	3 12:04 .
36 ······else:			drwxr-x	< 4 scherrv	wo iscd-a	11 40)96 Aug	12 10:14
3/ noenv=False			drwxr-x	<pre>< 2 scherrv</pre>	wo iscd-a	11 40	96 Aug	21 21:58pycache
39self.noenv = noenv		Ų	-rw-r	1 scherrv	wo iscd-a	11 74	182 Aug	16 13:17 amp seiotest.pv
			-rw-r	1 scherry	wo iscd-a	11 57	782 Aug	21 21:57 biastest nv
NotebookEditor				1 schenn	vo fhksta	ff 67	766 Son	3 12:04 logictest py
	custom () 😵 Co	mpletions:	ci W-I	I SCHEITV		11 07	oo seb	J 12.04 logiclest.py

© Carinthia Institute for Microelectronics

ST design – sizing 1/2



Schmitt-Trigger Design

(c) 2023 Carinthia University of Applied Sciences == CUAS Cell Creator Framework == All rights reserved. Use at your own risk.

Author: W. Scherr

[1]: import sys

FRAMEWORK
sys.path.insert(0,"/opt/cadadm/dessup/scherrwo/CUAS/ccc_v0.3/framework/ccc")

setup CUAS creator control
import ccctrl as cc
from ccutilities import f2s, graph

[2]: # We design relative to any technology core supply, thus parameters are relative as well. # Typical CMOS switching levels can be retrieved from JEDEC: # E.q.: JESD8-12A.01, November 2005, JC-16 Committee on Interface Technology, # "1.2 V +/- 0.1 V (NORMAL RANGE) AND 0.8 - 1.3 V (WIDE RANGE) POWER SUPPLY VOLTAGE # AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS", # JEDEC Board Ballot JCB-00-74 and JCB-05-80. # ST spec: upper Vth: 0.35...0.75Vdd, lower Vth: 0.25...0.65Vdd, Vh: 0.1...0.5Vdd # Thus, we set up everything nicely "in the middle" of the allowed spec (application engineer): Vh = 0.3 # (Hysteresis) Vm = 0.5Vih = Vm+Vh/2 # (min wide range) Vil = Vm-Vh/2 # (max wide range) #tech = "tsmcN28" #tech = "tsmcN65" tech = "tsmc18" # basic (generic) elements to use, if one wants e.g. a specific 1.2V design, use MN12 and MP12 nmos = "MN" pmos = "MP" # note, the generator is PDK INDEPENDENT! Thus, we # ideally deal with multiples of minimum feature sizes # we will focus on a small, minimum W/L design... # so: Wmin*2^Wpot=Wmin and Lmin*2^Lpot=Lmin Wpot=0 Lpot=0

[3]: # start a session for this technology, no CDS start, so we need no environment dir. session = cc.CccSession("", tech, noenv=True)

basic MOST parameters, you may also do some plausibility checks here (just in case...)
(Vdd,Wmin,Wmax,Lmin,Lmax)=session.GetDevBasics(nmos)
(Vdd2,Wmin,Wmax,Lmin,Lmax)=session.GetDevBasics(pmos)
if not Vdd==Vdd2:
 Vdd=min(Vdd,Vdd2)
 print("NMOS and PMOS have different voltage classes, selecting lower one.")

now get absolute sizing values
Wtyp = Wmin*pow(2,Wpot)
Ltyp = Lmin*pow(2,Lpot)

this gives us relatively close parameters already Vth_n = session.LookUpPar(nmos, "vth",Wtyp,Ltyp) k_n = session.LookUpPar(nmos, "ucox",Wtyp,Ltyp) Vdsat_n = session.LookUpPar(nmos, "vdsat",Wtyp,Ltyp) Vth_p = session.LookUpPar(pmos, "vth",Wtyp,Ltyp) k_p = session.LookUpPar(pmos, "ucox",Wtyp,Ltyp) Vdsat p = session.LookUpPar(pmos, "vdsat",Wtyp,Ltyp)

```
#print("Technology specification ('"+tech+"'):")
print("
                Vdd="+f2s(Vdd)+"V, Wmin="+f2s(Wmin)+"m, Lmin="+f2s(Lmin)+"m")
print("
                Wmax="+f2s(Wmax)+"m, Lmax="+f2s(Lmax)+"m")
                Wtyp="+f2s(Wtyp)+"m, Ltyp="+f2s(Ltyp)+"m")
print("
(lib,cell) = session.look up cell(nmos)
                "+nmos+": "+lib+", "+cell+" vdsat="+f2s(Vdsat n)+"V")
print("
print("
                    k="+f2s(k n)+"A/V^2, vth="+f2s(Vth n)+"V")
(lib,cell) = session.look up cell(pmos)
                "+pmos+": "+lib+", "+cell+" vdsat="+f2s(Vdsat p)+"V")
print("
print("
                    k="+f2s(k p)+"A/V^2, vth="+f2s(Vth p)+"V")
print("\n Spec: Vih:",f2s(Vih*Vdd)+"V Vil:",f2s(Vil*Vdd)+"V")
```

Vdd=1.8V, Wmin=220.0nm, Lmin=180.0nm Wmax=900.0um, Lmax=19.9um Wtyp=220.0nm, Ltyp=180.0nm MN: tsmc18, nmos2v_mac vdsat=223.3mV k=252.1uA/V², vth=485.6mV MP: tsmc18, pmos2v_mac vdsat=251.8mV k=102.7uA/V², vth=547.9mV

ST design - sizing 2/2

```
[4]: # we don't need the session anymore
    del session
```

```
[5]: # Any textbook show the same here, e.g. the classics:
     # J. M. Rabaey, "Digital Integrated Circuits", 1st ed., Prentice Hall, pg 149ff
     # check, if both devices are in velocity saturation
     vsat=True
     if (Vdd*Vm-Vth n)<=Vdsat n:</pre>
         vsat=False
     if (Vdd-Vdd*Vm-Vth p)<=Vdsat p:</pre>
         vsat=False
     if vsat:
         print("Calculate ratio for velocity saturation")
         k5overk2 = (k n*Vdsat n*(Vdd*Vm-Vth n-Vdsat n/2))/(k p*Vdsat p*(Vdd-Vdd*Vm-Vth p-Vdsat p/2))
     else:
         k5overk2 = (k n*(Vdd*Vm-Vth n))/(k p*(Vdd-Vdd*Vm-Vth p))
     print("k5/k2: "+f2s(k5overk2))
     Calculate ratio for velocity saturation
     k5/k2: 2.913
[6]: # I. M. Filanovsky, H. Baltes, "CMOS Schmitt Trigger Design",
     # IEEE transactions on circuits and systems, Vol. 41, Nr. 1, Jan. 1994, pg. 46ff
     kloverk3 = pow((Vdd-Vdd*Vih)/(Vdd*Vih-Vth n),2)
     k4overk6 = pow(Vdd*Vil/(Vdd-Vdd*Vil-Vth p).2)
     print("k4/k6: "+f2s(k4overk6)+", k1/k3: "+f2s(k1overk3))
```

k4/k6: 1.026, k1/k3: 847.4m

Example results:

180nm: W1-6: 220.0nm 220.0nm 259.6nm 657.3nm 657.3nm 640.8nm

All L: 180.0nm area: 477896.6nm² 65nm: W1-6: 348.1nm 348.1nm 120.0nm 699.3nm 699.3nm 241.2nm

All L: 60.0nm area: 147353.6nm²

28nm:

W1-6: 112.6nm 112.6nm 100.0nm 451.8nm 451.8nm 164.2nm All L: 30.0nm area: 41789.1nm²

[7]: L=Ltyp

if k5overk2>=1: # P is larger than N (standard...) Wpmin=Wtyp*k5overk2 Wnmin=Wtyp else: # N is larger than P (strange...) printf("Hmmm, N is weaker than P devices?") Wpmin=Wtyp Wnmin=Wtyp/k5overk2

if k4overk6>=1:

P branch is larger
W4=k4overk6*Wpmin
W5=k4overk6*Wpmin
W6=Wpmin

else:

P feedback is larger

W4=Wpmin

W5=Wpmin W6=Wpmin/k4overk6

if kloverk3>=1:

N branch is larger
W1=kloverk3*Wnmin
W2=kloverk3*Wnmin
W3=Wnmin

else:

N. feedback is larger
W1=Wnmin
W2=Wnmin
W3=Wnmin/kloverk3
area = (W1+W2+W3+W4+W5+W6)*L
print("W1-6:",f2s(W1)+"m",f2s(W2)+"m",f2s(W3)+"m",f2s(W4)+"m",f2s(W5)+"m",f2s(W6)+"m")
print("All L:",f2s(L)+"m ","area: ",f2s(area,2)+"m2")

W1-6: 220.0nm 220.0nm 259.6nm 657.3nm 657.3nm 640.8nm All L: 180.0nm area: 477896.6nm²

ST design – implementation & TB



[8]: # start a session for this technology, now with CDS. session = cc.CccSession("st project", tech) libname="digcells" cellname="st inv" Setup project directory: ./st project tsmc18/ Adding Virtuoso control code. Launch Virtuoso and Python server... @(#)\$CDS: virtuoso version 6.1.8-64b 10/01/2018 20:02 (ip-172-18-22-57) \$...done. [9]: # If the library does not exist, it will be created. An existing schematic will be overwritten. x=0 y=0 sch=session.CreateSchematic(libname, cellname) # supply pins session.CreatePin(sch, "Vdd", "input", x,y+1) session.CreatePin(sch, "Vss", "input", x,y-1) # I/O pins session.CreatePin(sch, "Vin", "input", x,y) session.CreatePin(sch, "Vout", "output", x+3,y) # first branch session.CreateInstanceAndConnect(sch, "", pmos, "M4", x+1, y+2, {"D":"Vp", "G":"Vin", "S":"Vdd", "B":"Vdd"}, {"W":f2s(W4), "L":f2s(L), "NF":"1"}) session.CreateInstanceAndConnect(sch, "", pmos, "M5", x+1, y+1, {"D":"Vout", "G":"Vin", "S":"Vp", "B":"Vdd"}, {"W":f2s(W5), "L":f2s(L), "NF":"1"}) session.CreateInstanceAndConnect(sch, "", nmos, "M2", x+1, y-1, {"D":"Vout", "G":"Vin", "S":"Vn", "B":"Vss"}, {"W":f2s(W2), "L":f2s(L), "NF":"1"}) session.CreateInstanceAndConnect(sch, "", nmos, "M1", x+1, y-2, {"D":"Vn", "G":"Vin", "S":"Vss", "B":"Vss"}, {"W":f2s(W1), "L":f2s(L), "NF":"1"}) # feedback branch session.CreateInstanceAndConnect(sch, "", pmos, "M6", x+2, y+1, {"D":"Vss", "G":"Vout", "S":"Vp", "B":"Vdd"}, {"W":f2s(W6), "L":f2s(L), "NF":"1"}) session.CreateInstanceAndConnect(sch, "", nmos, "M3", x+2, y-1, {"D":"Vdd", "G":"Vout", "S":"Vn", "B":"Vss"}, {"W":f2s(W3), "L":f2s(L), "NF":"1"}) # we are done, check, save and close session.CheckSchematic(sch) session.Save(sch) session.Close(sch)

Outlook: use just a SPICE representation instead of an programmatic API for instances & connections.

(this API will be anyhow used in the background by the SPICE reader...)

```
[10]: # we need a symbol for instantiation later
session.CreateSymbol(libname, cellname)
```

[11]: *# setup the testbench* X=0 y=0 tb=session.CreateSchematic(libname, cellname+" tb") # supply session.CreateInstanceAndConnect(tb, "analogLib", "vdc", "Vsup", x, y+1, {"PLUS":"Vdd", "MINUS":"Vss"}, {"vdc":"v sup"}) session.CreateInstanceAndConnect(tb, "analogLib", "vdc", "Vgnd", x, y, {"PLUS":"Vss", "MINUS":"gnd!"}, {"vdc":"0.0"}) session.CreateInstanceAndConnect(tb, "analogLib", "gnd", "Refnode", x, y-1, {"qnd!":"qnd!"}) # stimulus session.CreateInstanceAndConnect(tb, "analogLib", "vdc", "Vin", x+1, y, {"PLUS":"Vin", "MINUS":"Vss"}, {"vdc":"v in"}) # DUT session.CreateInstanceAndConnect(tb, libname, cellname, "DUT", x+2, y, {"Vdd":"Vdd","Vss":"Vss","Vin":"Vin","Vout":"Vout"}) # we are done, check, save and close session.CheckSchematic(tb) session.Save(tb) session.Close(tb)



ST design – verification (simple DC)

It is obvious, this code can be easily re-used for many purposes of I/O diagram simulation/extraction...

```
[12]: # DC sweep over supply (up)
      session.SimulateDC(libname, cellname+" tb", "Vin", "dc", -0.1, Vdd+0.1, 0.001,
                         {"v sup":f2s(Vdd), "v in":f2s(0.0)})
      # fetch results
      (vin1,vout1)=session.GetResult("Vout")
      # DC sweep over supply (down)
      session.SimulateDC(libname, cellname+" tb", "Vin", "dc", Vdd+0.1, -0.1, -0.001,
                         {"v sup":f2s(Vdd), "v in":f2s(0.0)})
      # fetch results
      (vin2,vout2)=session.GetResult("Vout")
[13]: data = [
             [vin1,vin1,'k--','Vin up'],
             [vin1,vout1,'k','Vout up'],
             [vin2,vin2,'k:','Vin down'],
             [vin2,vout2,'k','Vout down']
      graph(data, '$V {in}$ [V]', '$V {out}$ [V]', size=(8,4))
      for vi, vo in zip(vin1, vout1):
          if vo<=Vdd/2:</pre>
              Vih m = vi
              break
      for vi, vo in zip(vin2, vout2):
          if vo>=Vdd/2:
              Vil m = vi
              break
      print("\n Result: Vih:",f2s(Vih m)+"V Vil:",f2s(Vil m)+"V Vh:",f2s(Vih m-Vil m)+"V")
      print("\n
                          Vih:",str(int(1000*Vih m/Vdd)/10)+"% Vil:",str(int(1000*Vil m/Vdd)/10)+
                                                     "% Vh:",str(int(1000*(Vih m-Vil m)/Vdd)/10)+"%")
```



Result: Vih: 1.145V Vil: 617.0mV Vh: 528.0mV

Vih: 63.6% Vil: 34.2% Vh: 29.3%



ST design – verification (PVT DC)

[14]: # PVT analysis, normalised plot d = []d.append([[0.25,0.25],[-0.1,1.1],'b--','Vil']) d.append([[0.75,0.75],[-0.1,1.1],'r--','Vih']) for v in [Vdd*0.9,Vdd*1.1]: for t in [-40.0,85.0]: for c in ['fs','sf','ss','ff']: # DC sweep over supply (up) session.SimulateDC(libname, cellname+" tb", "Vin", "dc", 0.0, v, 0.001, {"v sup":f2s(v), "v in":f2s(0.0)}, temp=t, corner=c) # fetch results, scale to 100% (vi,vo)=session.GetResult("Vout") vi = [i/v for i in vi] vo = [i/v for i in vo]d.append([vi,vo,'',f2s(v)+'V, '+f2s(t)+'°C, '+c]) # DC sweep over supply (down) session.SimulateDC(libname, cellname+" tb", "Vin", "dc", v, 0.0, -0.001, {"v sup":f2s(v), "v in":f2s(0.0)}, temp=t, corner=c) # fetch results, scale to 100% (vi,vo)=session.GetResult("Vout") vi = [i/v for i in vi] vo = [i/v for i in vo] d.append([vi,vo,'',f2s(v)+'V, '+f2s(t)+'°C, '+c]) graph(d, '\$V {in}/V {dd}\$ [V/V]', '\$V {out}/V {dd}\$ [V/V]', limx=[0.0,1.5,16], size=(8,9))

[15]: del session

All closed.

We do a nice normalisation, so we can compare results between technologies with different supply voltages....





ST design – verification (simple timing)

Again, one can see that this is easy to extend for PVT runs as well...



Later, one can "copy over" this notebook into a Python asset class for verification of any basic digital I/O block...

© Carinthia Institute for Microelectronics



Outlook

- Potential use of CCC for layout generation not for release yet
- Own (PhD) work on layout ongoing with same philosophy as CCC
- A very simple "analogbase" approach (like BAG) is shown as example:

