



# Trustworthiness Evaluation of Deep Learning Accelerators Using UVM-based Verification with Error Injection

Randa Aboudeif<sup>\*†</sup>, Tasneem A. Awaad<sup>‡</sup>, Mohamed AbdElsalam<sup>†</sup>, Yehea Ismail<sup>\*</sup>

<sup>\*</sup>Electronics and Communications Engineering Department, The American University in Cairo, Cairo, Egypt

<sup>†</sup>Siemens Digital Industries Software, Cairo, Egypt

<sup>‡</sup>Department of Computer and Systems Engineering, Faculty of Engineering, Ain Shams University, Cairo, Egypt



**SIEMENS**



# Agenda

- Introduction
- Contribution
- Proposed UVM-based Verification Framework
- NVDLA Case Study
- Experimental Results
- Conclusion
- Future Work

# Introduction

# Introduction

Recent advancements in DL have made DLAs a preferred solution for numerous HPC applications.

DLA design is growing in importance and complexity

Resolving design issues resulting from DNN massive computations

DLAs are used in safety-critical applications


The reliability of DLAs is essential to be assessed

Those challenges point to the need for a strong and effective verification methodology. (Portable across HAV platforms)

# Introduction

HAV Platform includes Emulation and prototyping platforms

- Emulation platforms
- FPGA prototyping platforms



<https://eda.sw.siemens.com/en-US/ic/veloce/strato-hardware/>



<https://newsroom.sw.siemens.com/en-US/mips-veloce-profpga/>

# Introduction

- All the related previous work applies error injection for a specific DLA design without using UVM or for a specific DNN architecture.
  - Investigating the resilience of neural network accelerator RTL design is using a HLS based methodology for applying fault injection into the data registers of the RTL neural network accelerator.
  - Fault injection technique is done for four popular neural networks for image recognition using “Tiny-CNN” with a C++ model for the DLA.
- The proposed error injection methodology is scalable and reliable across different DLA designs and DNN architectures, and portable across the various HAV platforms to accelerate the verification process.

# Contribution

- Implementing a cross-layer error injection methodology using three error injection mechanisms:
  - Applying error injection in the DNN data path.
  - Applying adversarial attacks on the CNN input image.
  - Applying error injection in the DLA hardware configuration registers.

# Contribution


- Applying the proposed framework on NVDLA as a case study.
- It is portable across simulation, and Hardware Assisted Verification (HAV) platforms.

**To the best of our knowledge, this is the first contribution to verifying DLAs using generic and reusable UVM testbench with Error Injection capability**




# Proposed UVM-based Verification Framework


# Input Data and Weight Preparation




# UVM Testbench Architecture




# Timed HDL and Untimed HVL Partitioning



# UVM Testbench Architecture



# 1. DNN Data Path Error Injection



# 1. DNN Data Path Error Injection

Random single-value corruption


A5 4C B5 34
29 63 2F CD
37 <del>61</del> b2 27
2C 74 A8 D7
2F 37 AB D0
AA 69 B3 22
B0 71 B1 08
25 E2 AF 3D

Mapping in memory  
(DNN Internal Layer  
Data/ Weight/ Bias)

A5 4C B5 34
29 63 2F CD
37 46 b2 27
2C 74 A8 D7
2F 37 AB D0
AA 69 B3 22
B0 71 B1 08
25 E2 AF 3D


Mapping in memory  
(DNN Internal Layer  
Data/ Weight/ Bias)

# 1. DNN Data Path Error Injection







# 1. DNN Data Path Error Injection




# 2. DLA Hardware Registers Error Injection




## 2. DLA Hardware Registers Error Injection




# 2. DLA Hardware Registers Error Injection




# 3. DNN Input Image Error Injection



# 3. DNN Input Image Error Injection




# 3. DNN Input Image Error Injection



# NVDLA Case Study




# NVDLA Integration with The UVM Testbench



# Experimental Results


# Experimental Results

- The proposed framework is used to verify the NVDLA inference function for simulation and emulation.
- Error Injection is applied to two testing scenarios as a showcase
  - Single convolutional layer
  - LeNet-5 CNN




# Experimental Results


- However, The proposed framework is applicable to custom and standard CNN architectures .
- The tool used for simulation is the QuestaSim simulator.
- The platform used for emulation is Veloce Strato




# Data Path Error Injection for Single CNN Convolution Layer Results






# Data Path Error Injection for LeNet-5 CNN Results




# Input Image Error Injection for LeNet-5 CNN Results







# Proposed framework Error Injection simulation versus emulation wall time



# Conclusion

# Conclusion

- The proposed error injection methodology tests the trustworthiness of complex DLA designs,
- mainly in the presence of data corruption either due to hardware faults or input perturbations.
- The proposed methodology added more flexibility and scalability with the cross-layer error injection in the DNN.
- Running the UVM testbench for emulation accelerates the verification process.
- A CNN is more sensitive to the internal layers' multiple values of input data, weight, and bias corruption compared to a single value corruption propagation between layers.

# Future Work

# Future Work

- Implementing testing scenarios to run other more complex CNNs with and without defense mechanisms on the NVDLA to check the system's stability and analyze the resilience of such CNNs against faults and attacks.
- Running the proposed framework on FPGA prototyping system for better performance.

# Questions

# Questions

Randa Aboudeif  
aranda@aucegypt.edu