



MUNICH, GERMANY OCTOBER 15-16, 2024

Solving verification challenges for complex devices with a limited number of ports using Debugports Shyam Sharma, Cadence Design Systems Shravan Soppi, Cadence Design Systems



Agenda

- Background and User requirement.
- Solution :
 - Debugports Overview and advantages.
 - Debugports for Hierarchal VIPs for SV
- Additional Complexity of hierarchical VIP device instances in systemc
- Results and Customer feedback



Background and user requirements

- Complex Verification IP models needs internal signal and logic block visibility for
 - View command and data flow
 - Debug/isolate design and stimulus errors.
- It should be viewable on simulator waveform viewer.
- Should be simulator independent and work with XM/VCS/QuestaSim as well as open source simulators like OSCI SystemC when applicable.



DDR5 RDIMM Raw Card

- User should be able to access the change events in simulator debugger.
- Internal component signal representation should have similar look and feel to rest of the port signals.



What is a debugport?

- A debugport is an HDL object that accurately reflects internal model state
 - Signal Debugports: Represents an internal signal of the model that is not a port.
 - a) Show Components of a VIP that contains other VIP instances. These are usually standard Component Specification defined pins.
 - b) Board Delay signals where the signal at VIP port is not the same as VIP usage as there is a transmission delay from Port connector to the internal signal that Device/Initiator/Target actually use.
 - c) Internal signals that are useful to see for user like Internal Write Leveling pulses, Internal clocks etc.
 - Variable Debugports: Represents an internal logic block of the model.

Typically used to display variables that model already tracks.

- a) Commands
- b) Read/Write latencies
- c) Composite timing parameters or equations.
- d) Per bit setup/hold/pulse windows or errors.

Debugports Advantages

- Easy to Use
 - Available in the Design hierarchy
 - Easy to generate using PV (batch command or using GUI)
- Supports SV, SV-UVM, SystemC
- Simulator independent (works with VCS/XM/MTI).
- Small performance impact
 - We saw ~4% performance impact with one of the test with signal debugports enabled.
- Users can treat a debugport just like any other HDL object
 - Send it to the waveform viewer
 - Add it to an event control of an always
 - Print its value from a \$display

Debugports Example: DDR5 DIMM component signal display in SV

 Modify the VIP SV wrapper to add the logic variables representing the internal component ports in same hierarchical

structure.

//	- Statiment
11	RCD
11	rank[0].ddr5sdram[0]
11	man k [0] dd af ed aam [10]
11	rank[0].ddr5cdram[0]
11	Tank[1]. dui Ssui am[0]
11	rank[1].ddr5sdram[19]
11	
localpa	raminum Ranks = 2;
localpa	<pre>ram numDdr5sdramComponents = 10;</pre>
11	
//	< BEGIN RCD DEBUGPORIS>>
gen	erate
5	var logic derror in a n
	var logic alert n
	var logic drst n:
	var logic dck t:
	var logic dck c;
config_ddr5	dimm_hlolsu.sv
	<pre>var logic derror_in_b_n;</pre>
	<pre>var logic dlbs_b;</pre>
	<pre>var logic dlbd_b;</pre>
	<pre>var logic qrst_a_n;</pre>
	<pre>var logic qrst_b_n;</pre>
	<pre>var logic bck_a_t;</pre>
	<pre>var logic bck_a_c;</pre>
	<pre>var logic brst_a_n;</pre>
	<pre>var logic bck_b_t;</pre>
	var logic bck_b_c;
	<pre>var logic brst_b_n;</pre>
	initial
	¢ internal vin set access(derror in
a_c,qcck_a_	t, qcck_a_c, qdck_a_t, qdck_a_c, qack_b_t, qack

a_c, qcck_a_t, qcck_a_c, qdck_a_t, qdck_a_c, qack_b_t, qack_b a_n, dca_a, dpar_a, dcs_b_n, dca_b, dpar_b, bcs_a_n, bcom_a, bc qbcs_b_n, qbca_b, qlbs, qlbd, dlbs_a, dlbd_a, derror_in_b_n, d _t, bck_b_c, brst_b_n);

- Update the wrapper logic variable.
- VPI apis provide very easy access to the variables and update them.

ssign Browser Scope: 🚳 All Available Data	,	् स्ट्रा		Baseline ▼= 0 Cursor-Baseline ▼= 0		Baseline = 0 TimeA = 0	
			29	Name o	Cursor O ▼	0 2	00ns 400ns
waves				alert_n	x		
in			\$₹	⊡) ∭ ca_a[6:0]	'h xx		
E Qa rank			- A	⊡ →] ca_b[6:0]	'h xx		
			-	⊕- [] cb_a[7:0]	'h zz	55	22 22 22 22
	ram		5	[0:7]d_do (b_b[7:0]	'h zz	22	22 22 22 22 2
-O rcd	iam -		₽ €Î		1		
	5		A.J		0		
	Select Deep			⊕) , cs_n_a[1:0]	'h x	3	
	Сору			⊕)] cs_n_b[1:0]	'ћ ж	3	
Find: String					x		
	Browse From Here			⊞ 4 [∰ den_cb_a[7:0]	'h zz	22	22 22 22 22
	Search From Here			⊞ 4 [mainst den_cb_b [7:0]	'h zz	22	22 22 22 22 2
				🖻 – 🌆 den_dm_dbi_n[9:0]	'h zzz	222	
🔄 alert_n 🐚 dqs_c[1:0]	Scroll to Parent			🕂 – 🚾 den_dq(63:0)	'h zzzzzz≯	*******	<mark>z zzz (z) z> zzz} </mark> :
4	Send to Wayeform Window			⊕10 den_dqs_c(9:0)	'h zzz	222	252 42 42 42
Ca_out indig	Send to Watch Window	_		🕂 – 🌆 den_dqs_t[9:0]	'h zzz	222	<u>z+ z+ z+ z=</u> :
🖬 ck c 🖾 mir	Send to Watch Window			- lbdq	z		
🖾 ck_t 🛛 reset_n	Send to Source Browser			🚾 den_lbdqs	z		
🚾 cs_n 🛛 🚾 ten	Send to Schematic Tracer			🗄 - 📷 dm_dbi_n(9:0)	'h zzz	222	
💼 dq[15:0]	Send to New	~		🖻 - 💼 dq[63:0]	'h zzzzzz)	ELECTEDE_ELECTE	
4				ig 🔂 dqs_c(9:0)	'h zzz	222	252 42 42 42
		-		🗄 - 🚾 dqs_t(9:0)	'h zzz	222	2 42 42 42
		-		📫 Ibdq	z		
Click and add to wavefor	Lock/Unlock Scope				:		
				M/		K	

Complexity of hierarchical VIP devices instances in systemC

- Complexity of representation of hierarchical VIP devices in wrapper
 - Creation of wrappers representing the multi-layered sub-components can be confusing.
- Complexity of Data Update with similarly named sub-components.
 - Multiple Dram and Data buffer sub-components are present under each DIMM. Each having pins with same names. It can be difficult to identify which pin belongs to which instance if not properly grouped and named.
- Each sub-instance does not get any connection from any region as they can be just re-presentative instances with no actual drivers. As those instances are internal to VIP.
- There can be multiple instances of same kind with same signal names. Mapping systemC wrapper instances with correct internal instance of VIP is a challenge.

Solution

- Create wrapper for each sub-instances with same naming convention as VIP internal instances. (This is auto generated by our wrapper generator tool)
- A unique identifier for each instance is generated based on its full hierarchical path name.
- The main VIP instance holds a list of all the sub-instances created within its hierarchy. And are created before VIP instance is instantiated.
- While creating VIP internal instances, the library references the wrapper instance and map the unique identifiers to internal VIP instances using full path names.

```
roid jedec_ddr5rdimm_32gbyte_2r_x4_6400an :: instantiate (const char *c, const char *n )
{
    int numPins, i;
    int busSize;
    DENALImodeT pinMode;
    char *pinName;
    std::string cInst(n);
    std::string compName;
    denaliInst = (InstanceStruct*) calloc(1, sizeof(InstanceStruct));
    systemCsetCurrentDenaliInstance(denaliInst);
    systemCaddDenaliInstance(denaliInst);
    denaliInst->classobj = this;
    denaliInst->instList = new std::vector<model *>();
    denaliInst->instList->push_back(this);
    denaliInst->dpEvents = new std::unordered_map<int, std::vector<Debugport_Event *>>();
```

//dram_debugports[][]

```
for (i=0;i<rank;i++) {
   for (int j=0; j<components; j++){
     compName = cInst+"_rank["+std::to_string(i)+"]_ddr5sdram["+std::to_string(j)+"]";
     dram_debugports[i][j] = new jedec_ddr5_8g_x4_6400an_debugports(compName.c_str());
     dram_debugports[i][j]->setParent(denalIInst);
     denaliInst->instList->push_back(dram_debugports[i][j]);
```

//rcd_debugport

compName = cInst+"_rcd"; rcd_debugport = new jedec_ddr5rcd_6400_debugports(compName.c_str()); rcd_debugport->setParent(denaliInst); denaliInst->instList->push_back(rcd_debugport);

Solution – sub-instance wrappers

struct ddr5rcd_debugport : public model {
 sc_signal<sc_logic> dck_t;
 unsigned int dck_tQuark;
 sc_signal<sc_logic> dck_c;
 unsigned int dck_cQuark;
 sc_signal<sc_logic> drst_n;
 unsigned int drst_nQuark;
 sc_signal<sc_lv<jedec_ddr5rcd_6400_pin_size_dcs_a_n> > dcs_a_n;
 sc_lv<jedec_ddr5rcd_6400_pin_size_dcs_a_nTmp;
 unsigned int dcs_a_nQuark;
 sc_signal<sc_lv<jedec_ddr5rcd_6400_pin_size_dca_a> > dca_a;
 sc_lv<jedec_ddr5rcd_6400_pin_size_dca_a> dca_aTmp;
 unsigned int dca_aQuark;
 sc_signal<sc_logic> dpar_a;
 unsigned int dpar_aQuark;

void updateDebugports(void);

SC_HAS_PROCESS(ddr5rcd_debugport); ddr5rcd_debugport(sc_module_name nm):model(nm)

SC_METHOD(updateDebugports);
sensitive << dp_event;</pre>

dck_tQuark = g_quark_from_string("dck_t"); dck_cQuark = g_quark_from_string("dck_c"); drst_nQuark = g_quark_from_string("drst_n"); dcs_a_nQuark = g_quark_from_string("dcs_a_n"); dca_aQuark = g_quark_from_string("dca_a"); dpar_aQuark = g_quark_from_string("dpar_a");

instQuark = g_quark_from_string(nm);

```
/oid ddr5rcd debugport::updateDebugports(){
 auto eventList = (*p->dpEvents)[instQuark];
 while (!eventList.empty()) {
  Debugport Event *tmpData = eventList.back();
   eventList.pop back();
   int tmpQuark = g_quark_from_string(tmpData->name);
   if (dcs b nQuark == tmpQuark) {
       for (int i = 0; i < tmpData->width; i++) {
          dcs b nTmp[i] = DEN2SC( tmpData->value[i]);
       dcs_b_n.write(dcs_b_nTmp);
   else if (dcs a nQuark == tmpQuark) {
       for (int i = 0; i < tmpData->width; i++) {
          dcs a nTmp[i] = DEN2SC( tmpData->value[i]);
       dcs a n.write(dcs a nTmp);
     delete(tmpData);
```

(*p->dpEvents)[instQuark] = eventList;

Results for systemC

DIMM Signal ports

Debugports is being used by several of our customers who has provided positive feedback on improvements in debuggability of their tests.

systems initiative

Questions

