

2024  
DESIGN AND VERIFICATION™  
**DVCON**  
CONFERENCE AND EXHIBITION  
**EUROPE**  
MUNICH, GERMANY  
OCTOBER 15-16, 2024

# Harnessing the Strength of Statistics and Visualization in Verification

Olivera Stojanovic, Uri Feigin

**vtool** smart  
verification


info@thetvtool.com  
thetvtool.com

**accellera**  
SYSTEMS INITIATIVE

# Objectives

- Improve verification techniques with statistics and visualization
- Highlight their untapped potential in simplifying processes
- Address challenges of managing large-scale data in verification
- Emphasize the need for high-quality Big-Data techniques
- Introduce new transaction paths and visualization methods
- Demonstrate the practical benefits in solving data challenges

# Methodology



# Typical verification challenges


1. Vast amounts of data from multiple sources make analysis and conclusions immensely time-consuming and error-prone
2. Repeated processes lack a consistent methodology, making them inefficient
3. Distribution of transaction, for qualifying test and verification environment
4. Utilization of outstanding transactions, for improved performance
5. Pre-existing code not written by the verification engineer
6. Detection of repetitive transaction patterns irregularity, for measuring throughput and detection of transfer timeouts
7. Stress and performance test quality assessment



# Data Field Correlation and Distribution



# Transaction data field correlation



# Transaction path data field correlation



This visualization reveals the density and trends of outstanding transactions, highlighting the link between errors and peak transaction levels.



# Exposed Constraints Issues





# Transition probability matrix

- Expected command life cycle:

*command\_desc* → *data\_desc* → *data\_pointers\_fetch* → *multiple single\_transfers* → *cycle complete or new data\_desc*

	Single Transfer Descriptor	Command Descriptor	Data Pointers Fetch	Data Descriptor
Data Descriptor	0.0	0.0	0.73	0.26
Data Pointers Fetch	1.0	0.0	0.0	0.0
Command Descriptor	0.0	0.0	0.0	1.0
Single Transfer Descriptor	0.9	0.06	0.02	0.0

	Single Transfer Descriptor	Command Descriptor	Data Pointers Fetch	Data Descriptor
Data Descriptor	0.0	0.0	1.0	0.0
Data Pointers Fetch	1.0	0.0	0.0	0.0
Command Descriptor	0.0	0.0	0.0	1.0
Single Transfer Descriptor	0.9	0.06	0.0	0.02

- Before fixing the bug constraint (left): The transition probability *data\_desc* → *data\_desc* was 0.26, indicating an illegal transition not aligned with the specification
- After fixing the bug constraint (right): Correct transitions were observed.



# Pre-Written Code from Other Developers






# Assessment of open-core RISC-V DV solution

Visualization and statistics simplified the quality evaluation of the open-source solution, particularly:

- Randomization level of SW for CPU verification
- Distribution of instruction
- Instructions with highest execution time




Correlation between instructions and their duration



# Stress Test Quality Assessment



# Transaction flow overlaid with outstanding transactions count



Statistical analysis allowed us to zoom in on the crucial performance bug, which prevented the module from working at its full capacity after reaching the maximum threshold.

# Conclusion

**Statistics helps with understanding random test scenarios**, identifying constraint issues, and uneven data distribution.

**Statistics and visualization** improve the analysis and reliability of SoC behavior by processing Big-Data from simulation results

**Visualization helps uncover correlations** between errors, simulation data, and potential design issues

Viewing simulation as a **Big-Data set offers engineers macro-level insights**, making it easier to pinpoint specific problems

With the rise of **open-source and AI-generated code**, statistics and visualization are set to become **vital tools for verification and diagnostics**.

# Questions

