

Sequence design patterns for your UVM stimulus coding toolkit

```

class shaped_sequence extends uvm_sequence #(ex_seq_item);
    `uvm_object_utils(shaped_sequence)


    // Stimulus data
    rand bit[31:0] addr;
    rand bit rnw;
    rand bit[30] length;
    // Response data
    bit[31:0] data[16];
    bit[1:0] resp[16];

    function new(string name = "shaped_sequence");
        super.new(name);
    endfunction

    task body;
        ex_seq_item item = ex_seq_item::type_id::create("item");
        start_item(item);
        // Randomize with shaped data
        if(!item.randomize() with {addr == local::addr;
                                length == local::length;})
            `uvm_warning("body", "randomization failure")
        end
        finish_item(item);
        // Get response data
        if(!rnw)begin
            data = item.rdata;
        end
        else begin
            data = item.wdata;
        end
        resp = item.resp;
    endtask; body

endclass: shaped_sequence

```



```

class seq_config extends uvm_object:
  `uvm_object_utils(seq_config)
  // General stimulus shaping
  rand bit [31:0] start_addr;
  rand bit [31:0] wdata[16];
  rand bit rnw;

  // The protocol sub-set supported:
  rand bit[3:0] burst_length[] = '{1, 4, 8, 16};
  rand burst_type e valid_bursts[] = '{INCR};
  // ... Other protocol sub-set definitions
  rand prot_e prot[] = '{CODE_SECURE, DATA_TRUST_ZONE,
    DATA_USER};
endclass seq_config

class config_sequence extends uvm_sequence #(ex_seq_item);
  `uvm_object_utils(configurable_sequence)
  // Handle for sequence configuration object
  seq_config cfg;

  // Function to allow configuration to be set
  function void set_seq_config(seq_config s_cfg);
    cfg = s_cfg;
  endfunction: set_seq_config

  task body;
    ex_seq_item item;
    item.item_id:=type_id::create("item");

    // Item constrained to be within protocol sub-set
    // Driver supports the whole protocol
    start_item(item);
    if(!item.randomize() with {addr == start_addr;
      wdata == wdata; rnw == rnw;
    }) Protocol sub-set constraints
      burst_length inside {cfg.burst_length};
      valid_bursts inside {cfg.valid_bursts};
      // ... Other protocol sub-set constraints
      protection inside {cfg.prot};
    uvm_error("body", "Constraint error with ex_seq_item")
    finish_item(item);
  endtask: body
endclass: config_sequence

```

```
class library_sequence extends base_seq;

common_sequence base_t seq_a[string];
common_sequence_base_t sel_seq



| index | Common_sequence_base_t |
|-------|------------------------|
| "A"   | Sequence_A_h           |
| "B"   | Sequence_B_h           |
| "C"   | Sequence_C_h           |
| "D"   | Sequence_D_h           |



function void set_seq(string key, common_sequence_base_t seq_h);
    seq_a[key] = seq_h
endfunction: set_seq

function void select_seq(string key);
    sel_seq = seq_a[key];
endfunction: select_seq

task body;
    sel_seq.start(m_sequencer);
endtask: body

endclass: library_sequence
```

```

class resourced_seq_base extends
    uvm_sequence #(ex_seq_item);


`uvm_object_utils(resource_sequence_base)
// Configuration object containing resource handles
// and methods
env cfg;
// Handle to register model
asic_reg_model rm;
// Handles to common register variables
uvm_status_e status;
uvm_reg_data_t data;

// Responsible for:
// Getting handle to configuration object
// Assigning register model handle
task body;
    if(!uvm_cfg_db #(env_cfg):get(m_sequencer,
        "", "env_config", cfg)) begin
        uvm_error("body",
            "Unable to find env_config in uvm_cfg_db")
    end
    rm = cfg.rm;
endtask: body
endclass: resourced_seq_base

class resourced_seq extends resourced_seq_base;
`uvm_object_utils(resource_seq)

task body;
    super.body(); // Assigns resource handles
    cfg.wait_for reset(); // Config method
    rm.lite.dsp_filt_cfg.write(status,
        32'hdeadbeef,
        .parent(this));
    // ...
endtask: body
endclass: resourced_seq

```



```

class audio_layering_seq extends uvm_sequence #(usb_item);
`uvm_object_utils(audio_layering_seq)

// Upper-layer sequencer handle:
uvm_sequencer #(audio_item) voice_sequencer;

// Get a audio_item
// Start a usb_item
// Translate the audio_item to the usb_item
// finish the usb_item
// Call item_done() on the audio_item
task body;
    audio_item voc;
    usb_item vusb = usb_item::type_id::create("usb");
    forever begin
        voice_sequencer.get_next_item(voc);
        start_item(vusb);
        convert_voc_2_usb(vusb, voc);
        finish_item(vusb);
        voice_sequencer.item_done();
    end
endtask body;
endclass: audio_layering_seq

class video_layering_seq extends uvm_sequence #(usb_item);
`uvm_object_utils(video_layering_seq)

// Upper-layer sequencer handle:
uvm_sequencer #(video_item) video_sequencer;

task body;
    // Get video items, transform to USB items
    // Send to usb sequencer
endtask body;
endclass: layering_sequence

// From the env:
// Create the layering sequences
// Set upstream sequencers to the audio & video sequencers
// Start the layering sequences on the usb sequencer
task run_phase(uvm_phase phase);
    audio_layering_seq a_2_u =
        audio_layering_seq::type_id::create("a_2_u");
    a_2_u.voice_sequencer = audio_sequencer;

    video_layering_seq v_2_u =
        video_layering_seq::type_id::create("v_2_u");
    v_2_u.video_sequencer = video_sequencer;

    fork
        a_2_u.start(usb_m_sequencer);
        v_2_u.start(usb_m_sequencer);
    join
endtask; run_phase

```

```

class vseq_base extends uvm_sequence #(ex_seq_item);
  `uvm_object_utils(vseq_base)

  // Sequencer handles
  target1_sequencer_t t1;
  target2_sequencer_t t2;
  // Register model
  asic_req_model rm;

endclass: vseq_base

class sys_vseq extends vseq_base;
  `uvm_object_utils(sys_vseq)

  task body;
    // Sub sequences:
    t1_setup:= t1_setup::type_id::create("setup");
    t2_slave_slave = t2_slave::type_id::create("slave");
    t1_t2_tfr t1_t2 = t1_t2_tfr::type_id::create("t1_t2");
    setup.rm = rm;
    slave.rm = rm;

    setup.start(t1);
    fork
      slave.start(t2);
      t1_t2.start(t1);
    join_and;
  endtask: body

endclass: sys_vseq

// Handles assigned from the test base class:
function void test_base::init_vseq(vseq_base vseq);
  vseq.rm = asic_rm;
  vseq.t1 = env.ch_1.bus_agent_m_sequencer;
  vseq.t2 = env.ch_3.bus_agent_m_sequencer;
Endfunction: init_vseq

// Started from the test class:
task system_test::run_phase(uvm_phase phase);
  sys_vseq vseq = sys_vseq::type_id::create("vseq");

  phase.raise_objectation(this);
  init_vseq(vseq);
  vseq.start(null);
  phase.drop_objectation(this);
endtask: run_phase

```