


Security Verification Using Portable Stimulus Driven Test Suite Synthesis

Adnan Hamid, Breker Verification Systems

David Kelf, Breker Verification Systems



BREKER™

Agenda

- HW Security Fundamentals
- Security Verification
- Portable Stimulus Test Suite Synthesis
 - Why is it good for Security Verification
- A Breker End-user Security Methodology
- Security Verification Demonstration
- Q&A



Note Code Examples to Follow

Hardware Security Fundamentals

Security Is Important



General cloud server data




Bitcoin encrypted keys



Automotive control takeover




Personal computer data




Election database tampering

Hardware Root of Trust (HRoT)




- Security vulnerabilities exist throughout the system stack
 - However, lower vulnerabilities in the stack have greater influence
- If the physical hardware is hacked it can corrupt the entire system
 - Requires a high degree of “trust”
- The Hardware Root of Trust (HRoT) provides HW security capabilities, e.g.
 - A Trusted Execution Environment (TEE)
 - Cryptography, where necessary
 - Protection against specific threats
 - A trusted control mechanism

Example Hardware Vulnerabilities




Protected Regions & Registers

Focus of this workshop. Eliminates many vulnerabilities




Example: ARM TrustZone



- ARM technology built into most of the newer architectures
- Creates a secure HW zone (Trusted Execution Environment) that runs a secure kernel for a software protected VM
- The non-secure zone runs concurrently, with very limited access into the secure zone
- Secure zone includes protected memory regions which can hold secure assets e.g. protected keys

Protecting Regions




- Many HRoT solutions come down to HW access rules on the SoC fabric
- A Security Policy Control Device (SPCD) is included as part of the fabric and provides access control
- The SPCD interfaces with IP block security wrappers that handle local events, based on firmware
- This provides a highly flexible SoC architecture, while maintaining security on the most complex of devices

Source: System-on-Chip Platform Security Assurance: Architecture and Validation, Ray et al, IEEE

Protecting Regions

A Breker customer uses this methodology, with a multi-stage rule based solution built into their fabric




We will use this approach in our demonstration

Security Verification

Security: A “Negative” Verification Problem


- Using example:
Assume key should only be accessible through Crypto engine
- Positive test would be to ensure key can be read in this manner
- Negative test would say
“Is there any other way a key can be accessed in this device”
- Tests for the negative case requires exploration of a broad state-space



Manual Testing of System Security



A manually composed testbench (UVM, C-code, etc.) requires a prediction of all the possible corner-cases where a vulnerability could be exposed at the SoC implementation level.

This is extremely error-prone and requires hacker expertise.



Formal Verification for Block Level Test



Formal Verification is good at exploring all the states in a block to perform negative testing



Prove the property “there is no other way to access key register X except through port A”

Formal Capacity Limits for System-level Tests



For an SoC the state space to be search explodes, quickly hitting formal verification capacity limits



We could constrain the formal tool to only check certain code segments over a specific cycle number, but then we run the risk of missing something, particularly easy in security

A “Semi-Formal” Look At System Security


What if we can define an abstract, hierarchical intent state-space and then walk through it to extract all required test-cases?



PSS Test Suite Synthesis (and why is it good for security verification)

Changing the Verification Content Perspective

Design Synthesis




Specify goals

Describe intent

Generate implementation

For existing environments

Test Suite Synthesis




UVM Block Testbench

Software Driven Testbench


Post-Silicon & Prototype

AI Planning Algorithms for Test Generation


Example: Simple Car Operational Scenario



Input constraints to test "forward" outcome



Input constraints to test "stop" outcome






Three Types of Goals





- Sequence Goal
- Select Goal
- Leaf Goal

Digital Camera Application: Single Test Example

Breker path constraint: **PP.quality == SD.quality**





Digital Camera Application: Multiple tests





Synthesizing Multi-threaded Test Suite with Resources


- Breker scheduling synthesis interleaves tests across resources
- Synchronized transactions (including UVM) and C-tests during execution
- Multi-memory scheduling and allocation uncovers complex SoC bugs



Test Case Optimization Across the Flow



UVM test content synthesis
*Complex sequence, coverage
 scoreboard synthesis*



Software-driven SoC test
*Rigorous, high-coverage tests from a
 single, simple specification*




Prototyping & silicon diagnostics
*Verification test reuse with
 observability/controllability*

Breker End-user Proven Security Methodology

Note Code Examples to Follow

Objective: Multi-level Security Checking



Tables Used To Define Security Policy


Master	CCU_IOM	TCU	L4_AHB	L4_MAIN	L4_MP	L4_SP	L4_SYS	S4_SYS_GI	L4_EC
AXI_AP	1	1	1	1	1	1	1	1	1
CCU_IOS	0	1	1	1	1	1	1	1	1
DMA_TBU	1	0	0	1	0	1	1	1	1
EMAC_TBU	1	0	0	0	0	0	0	0	0
IO_TBU	1	0	0	0	0	0	0	0	0
SDM2HPS	1	1	1	1	1	1	1	1	1
SDM_TBU	1	0	0	0	0	0	0	0	0

TxnSecure	TxnPrivilege	SlaveSecure	SlavePrivilege	Valid
sec	priv	sec	priv	1
sec	priv	sec	non_priv	0
sec	priv	non_sec	priv	0
sec	priv	non_sec	non_priv	0
sec	non_priv	sec	priv	0
sec	non_priv	sec	non_priv	1
sec	non_priv	non_sec	priv	0
sec	non_priv	non_sec	non_priv	0
non_sec	priv	sec	priv	0
non_sec	priv	sec	non_priv	0
non_sec	priv	non_sec	priv	1
non_sec	priv	non_sec	non_priv	0
non_sec	non_priv	sec	priv	0
non_sec	non_priv	sec	non_priv	0
non_sec	non_priv	non_sec	priv	0
non_sec	non_priv	non_sec	non_priv	1

```
trek_cfg_add_memory_region "mr_CCU_IOM"
trek_cfg_add_memory_region "mr_TCU"
trek_cfg_add_memory_region "mr_L4_AHB"
```

```
trek_cfg_set_memory_region_property "mr_CCU_IOM" "base_address" 0x01000000
trek_cfg_set_memory_region_property "mr_TCU" "base_address" 0x02000000
trek_cfg_set_memory_region_property "mr_L4_AHB" "base_address" 0x03000000
```


```
trek_cfg_set_memory_region_property "mr_CCU_IOM" "bytes_available" 0x10000
trek_cfg_set_memory_region_property "mr_TCU" "bytes_available" 0x10000
trek_cfg_set_memory_region_property "mr_L4_AHB" "bytes_available" 0x10000
```



Required, a complete state space exploration of the table combination

Need to Generate Intent State-Space Graph

Graphs Auto-Generated from Table



- Leveraging CSV to SQL translation
- **table2graph** utility reads **SQL** tables and generates self-checking intent graph
- Test Suite Synthesis Graph explodes graph for complete state-space analysis
- State space analysis used to set coverage goals pre-test generation to generate fabric test content

Synthesized Fabric Test Suite

TrekBox: Version 4.2.18beta

File Tests View Preferences Select Window

Find: In C Test Source

Memory Map

Memory Values

EMAC_TBU.2 Transactions

```

trek_message ("Begin"); // [event:58 cpu:EMAC_TBU thread:T1 instance:EMAC_TBU
verbatim (" /* EMAC_TBU -> PS_SCRAMBLER_CSR SlaveError */");
verbatim (" /* SecPrivError: non_sec_priv */");
verbatim (" /* Store */");
verbatim (" /* addr:         trek_mem_mr_PS_SCRAMBLER_CSR+0x00000004 */
verbatim (" /* data:           _03 */");
verbatim (" /* reqMasterName:    EMAC_TBU */");
verbatim (" /* reqSlaveName:     PS_SCRAMBLER_CSR */");
verbatim (" /* reqSlaveStatus:   erRor */");
verbatim (" /* txnSec:           non_sec */");
verbatim (" /* txnPriv:          priv */");
verbatim (" /* txnSecPrivStatus: error */");
trek_message ("End"); // [event:59 cpu:EMAC_TBU thread:T1 instance:EMAC_TBU.2

```

TrekSoc Copyright (C) 2004-2014 Breker Verification Systems
http://www.brekersystems.com/
Created on Fri Jun 8 10:09:42 2018

Log


```

trek: info: Initializing TrekBox
trek: info: trek_write_memory_block_backdoor ( trek_mem_mr_APB_DP+0x7c0, <0x10

```

Running test /home/adnan/svn/sup/customers/altera/secApp2/run/trek_test.tbx.log

Applied to UVM Fabric Testbench




Security Verification Demonstration

Note Code Examples to Follow

Thank You For Listening

For more information
Please come by the Breker booth, #701
Or go to BrekerSystems.com



BREKER™