


Rockin' the Polymorphism for an Elegant UVM Testbench Architecture


for a Scalable, Highly Configurable, Extensible DUT

Mike Baird, Willamette HDL, mike@whdl.com
 Frank Verhoorn, Northwest Logic, fverhoorn@nwlogic.com

Testbench Architecture



Single Channel Architecture




Specifying the Configuration


```
package top_params_pkg;
parameter NUM_CHANNELS = 2; // Num Memory controller channels
parameter MAX_PORTS = 8; // Maximum num ports per channel

// Multi-dimensional array of port types using strings to identify the type
// The string is the prefix for the channel type
// i.e. wb_ for wishbone_bus, ahb_ for AHB, axi_ for AXI etc.
// a null string is the default meaning no IF connected to that port
string if_port_types[NUM_CHANNELS][MAX_PORTS];
...
endpackage
```


Polymorphism and Testbench – DUT Connection



Polymorphism and Configuration Objects



Polymorphism and Agents



Polymorphism and Sequences

