Reset and Initialization, the Good, the Bad and the Ugly Ping Yeung, Mentor Graphics Kaowen Liu, MediaTek Inc

Abstract

One daunting challenge of developing a low-power SoC design is how to verify its power-up, reset and initialization sequences.

Our initialization verification methodology classifies design registers into:

GOOD registers - are initialized properly,

BAD registers - are not initialized

UGLY registers - are initialized, but are subsequently corrupted





The power-up phase:

- Reset signals are asserted and the clocks are not running, Good registers with asynchronous or synchronous resets are
- cleared.
- Bad registers without any reset signal are undefined.

The propagation phase:

- Clocks start to toggle but the reset signals are still asserted.
- Cleared values from good registers are propagated forward by clocks to bad registers.
- Some bad registers turn good.

The reset-off phase:

- Clocks are toggling, and reset signals are de-asserted.
- Bad registers may be in the fan-in cone of good registers
- If these bad inputs are not guarded, good registers are corrupted, and turn ugly.

Methodology

The Good Registers:

- Static verification is used to verify the clock and reset trees to the good registers.
- Assertions are generated to ensure the control signals to the clocks and resets are well behaved.
- Formal verification is used to identify registers that are initialized implicitly by the good registers.

The Bad Registers:

- They are potential X sources if their unknown values are allowed to propagate,
- They will corrupt the rest of the design, and should be loaded with fresh data before use.
- X propagation is enabled during functional simulation to monitor if bad values have been propagated and caused corruption in critical design elements such as clock signals, select-expressions, registers, and FSMs.

Re

All Reg

Go reg

Go reg

Bad reg

Methodology

The Ugly Registers:

- A good register can be corrupted by its fan-in logics when unknown values are propagated and sampled.
- Assertions are generated to monitor all good registers in the design.
- The properties are written to ensure that once the registers are initialized, they will stay good and will not be corrupted. - With formal verification, we are able to stress the design early and uncover corner-case scenarios that will cause corruption later on.

Assertions for Different Registers



gister	Condition	Assertion
gisters	Clock is connected correctly from top to blocks/registers	Connectivity assertion e.g. (dut.a.enable) -> (dut.clk === dut.a.b.c.gclk)
od jisters	Reset is connected correctly from top to blocks/registers	Connectivity assertion e.g. \$rose(dut.rst) -> ##[1:3] (dut.a.b.c.rst)
od jisters	Register is being initialized correctly	Initialization assertion e.g. (dut.a.b.rst) -> (dut.a.b.rega === `IVALUE)
d jisters	Uninitialized value is being guarded from propagating	Dataflow assertion e.g. \$isunknown(dut.a.b.regb) -> ! \$isunknown({dut.a.b.fanouts}) \$isunknown(dut.a.b.regb) -> ! \$isunknown({dut.a.b.outports})
ly jisters	Good registers should not turn ugly	Corruption assertion e.g. (! dut.a.b.rst) -> ! \$isunknown(dut.a.b.regc)

Design

- Number Number
- Number
- Number
- Number
- Number

Registe

- Good re
- **Bad reg**
- Ugly reg

Design 1:

- Design 2:
- Design 3:





A good register was corrupted by a group of uninitialized bad registers. The TX registers were not enabled. As a result, they were holding their corresponding un-initialized values.

Results				
complexity	Design 1	Design 2	Design 3	
r of register bits	305	47016	43622	
r of latch bits	0	592	0	
r of RAMs	2	0	64	
r of asynchronous resets	3	13	16	
r of synchronous resets	2	33	35	
r of clocks	3	5	12	
r Status information	Design 1	Design 2	Design 3	
egisters	38%	50%	34%	
jisters	58%	9%	66%	
gisters	4%	41%	<1%	

a common situation where 1/3 of the registers are initialized - formal verification finds a small percentage of registers that can be corrupted and turned ugly.

a lot of register files in the design. When the incoming data is unknown, the register in the register files will be corrupted one after another.

Bad registers in data-path are well guarded. A few good registers can potentially be corrupted under some specific scenarios below:

A good register was corrupted by an X source (an X assignment inside the default case branch).