RegAnalyzer -A tool for programming analysis and debug for verification and validation

Suresh Vasu Engineering Manager and Senior Technical Lead <u>Suresh.Vasu@intel.com</u> Intel Technology India Pvt Limited, No 23/56-P, Outer Ring Road, Bellandur, Bengaluru – 560103

Abstract- As the technology node is shrinking, more and more IPs are getting integrated in single System-on-chip. In the System-on-chip, verification is getting more tedious, time consuming and challenging task. Based on case study on different internal and third-party IP's, realized that there are no mechanism nor internal / external tools available for doing the quick debug by understanding the test cases and its programming. Verification Engineers are putting manual effort to understand the IP programming in the test cases and there is no direct way to map the register programming to the Technical Reference Manual / Programmers model. This paper presents a tool RegAnalyzer which resolves this problem.

I. INTRODUCTION

As the technology node is shrinking, more and more IPs are getting integrated in single system on chip. There are lot of industry standard or company in house developed RTL integration tools available for integrating the RTL. But in the System-on-chip, verification is becoming a more tedious, time consuming and challenging task. It involves a lot of third-party IP's and internal IP's for which different issues are encountered.

The presence of third-party IP in SOC has simplified the design while complicating the verification for the end user. The IP vendors generally don't share much design or architecture information with the end user hence making the job of verifying and understanding such IP's even more tedious and bound to dependent on the IP vendor to understand and resolve the issues. There are lots of manual efforts (from days to weeks) put in day-to-day verification activities which is consuming time and bandwidth of verification Engineers which directly affects the production cycle.

Based on case study on different internal and third-party IP's, we realized that there are no mechanism nor internal / external tools available for doing the quick debug and understanding of test cases. Verification Engineers are putting manual effort to understand the IP programming in the test cases and there is no direct way to map the register programming to the Technical Reference Manual or Programmers model. RegAnalyzer is the tool which is built to overcome the issues faced by the verification engineers and assist them for their debug.

II. VERIFICATION CHALLENGES

Figure 1 shows the percentage of total IC/ASIC project time spent in verification [1]. From the case study and analysis done by the team from Mentor, the complexity for doing the verification has increased significantly for past few years and the design size has also grown many folds. Due to many IP's are getting integrated in the SOC, verification engineers are facing lots of challenges in day-to-day debugging.




Figure 1. Percentage of IC/ASIC Project Time Spent in verification [1]

Figure 2 shows where verification engineers spend their time (on average). [1]. The study from the Mentor team shows that the verification engineer is spending more time in debugging during the chip development compared to all other verification tasks like test planning, testbench development, creating test cases, running simulation and support works. From the verification and validation engineer's experience, one of the aspects is for more debug time is due to not understanding the IPs register programming.




Figure 2. Where IC/ASIC Verification Engineers Spend their Time [1]

III. IP-XACT

IP-XACT is a standardization which is developed and maintained by the Accellera. IP-XACT is developed to capture the IP details in a standard specification and its written in a standard data exchange format (XML), which is human readable. Figure 3 describes about the format in which the register name, its offset and the register descriptions are defined in the IP-XACT file.



Figure 4 shows the format in which the register field name, its description, value and its offset are defined in the IP-XACT XML file. For more details about the IP-XACT and its details, the user guide is added in the reference [2].

Figure 4. Component Register Field in IP-XACT

IV. REGANALYZER (3A - AUTOMATE, ANALYZE & ASSIST)

The RegAnalyzer tool uses the power of IP-XACT Component Memory Maps and Registers [2] and automation done on top of that. Figure 5 summarizes the problems in today's debug methodology. All the third-party IP's test cases, Validation collaterals, post silicon debug, issues reported by the software team and customers are getting resolved after decoding all the IP's programming manually. There is no straightforward way to understand the functionality verified or the intent of the testing scenarios. Figure 6 shows that RegAnalyzer can use test case logs or register dump or enter register values read through trace32 debugger, decodes it field by field and provides the report with its description also. Also, you can decode the programmed values different from IP's reset values to exactly know the feature enabled in the test cases / register dumps / values read through trace32.




Figure 5. Manual efforts in Verification & Validation debug




Figure 6. RegAnalyzer (Automate, Analyze & Assist)

A. RegAnalyzer Implementation Details

WRITE_WORD(@x00000064 . 0x0000000); WRITE_WORD(0x00000068 . 0x00000400); WRITE_WORD(0x00000008 . 0x0000400); WRITE_WORD(0x00000088 . 0x0000080); WRITE_WORD(0x00000008 . 0x28004000);

The RegAnalyzer tool requires three inputs - one of them is the IP-XACT XML file for an IP, log file / trace file / test case which has all register programming information and the address map. Figure 7 shows the RegAnalyzer GUI tool and its features. Figure 8 shows the one of the examples of the input which contains the register programming.

			RegAnalyzer			
<u>T</u> est Log File						
KML	Eload SelectedXML	Lear IP's Base Address	Register Address	Regsiter Value	🔄 Read 👅 Write 🔄 != Reset Values Open Report	Exi
I						
-						

Figure 7. RegAnalyzer GUI tool

E00 R8 DF8 R9	0 5	Stack
DFO R10	0	
E00 R12	ö	
0 PC 080	0472C	
0 XPSR 010	00000	
		<u>F</u>
(R13) /DIALOG		
ji) Find	Modify	Long
0	4 012	34567
		SOFF
		PMNE
08004DF8 00	0000000 MM	SUUUU
	004E00 555	00 N0 5
00000000 00	000000 111	
	DF8 R9 DF0 R10 0 R11 200 R12 0 R13 200 0 R13 200 0 R13 200 0 R13 080 0 PC 080 0 Y5SR 010 (R13) /DIALOG) JFIRd 0 0 0000000 0 0 0000000 0 20001400 08	DFS R9 0 DFO R10 0 0 R11 0 0 R11 0 0 R13 20002410 0 R13 20002410 0 PC 0800472C 0 XPSR 01000000 (R13) /DIALOG IJJFINL Modify 08000000 PFFFFFF 012 08000000 PFFFFFF 012 08000000 PFFFFFF 012 08000000 PFFFFFF 012 08000000 PFFFFFF 012 08000000 PFFFFFF 012 08000000 PFFFFFFF 012 08000000 PFFFFFFF 012 08000000 PFFFFFFF 012 08000000 PFFFFFFF 012 08000000 PFFFFFFF 012 08000000 PFFFFFFFF 012 08000000 PFFFFFFFFF 012 08000000 PFFFFFFFFFFF 012 0800000 PFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF

	_
w	0000000c/1800C000
W	00000010/01600900
W	00000014/10001A7C
W	00000018/0001A141
W	0000001c/000003F
W	00000020/00000000
W	00000024/00000000
W	00000028/00000000
W	0000002c/0000000
W	00000030/0000000
W	00000034/00000000
W	00000038/0000000
W	0000003c/0000000
W	00000040/02031890
W	00000044/05050304
W	00000048/00000404
W	0000004c/10907D01
W	00000050/04030404
W	00000054/04040507
W	00000058/77020100
W	0000005c/11111510
W	00000060/0000001
W	00000064/11111130
W	00000068/00000111

Figure 8. Test case / T32 output / Trace file which contains the register programming

Once we load both the IP-XACT file and the log file which contains the register programming, the tool extracts all the register name, address offset, register fields and its description information from the IP-XACT file and dumps an intermediate file. Then, it unpacks all the 32 bits register programming values, packs the values depends on the register field size maps to the field offset and its fields description.

This tool provides the following features.

- Simple GUI interface
- Decodes the register programming from register dump (source may be from customers, silicon validation or software teams), display its register and field descriptions with programmed values
- Test Simulation log file / trace file analysis, mapping the register read or write to the individual register fields and their description.
- Option to decode only the programming field values which is different from the reset values and display it with description.
- Option to choose WO/RO/RW/ALL register's attributes.
- Option to choose the Read / Write access from the test log file.
- Option to open the report file
- Option to pass the IP's Base Address as per the SOC address map in case if the log file has a different base address.
- Option to enter the single register address and its programmed values. This will be useful in post silicon validation in which we read the register values using Lauterbach.

XML dcc.xml	electedXML dcc.xml	<u>+</u>	Clear IP's	Base Address E4900000	🗆 F	Read 🔳 Write 📕	Reset 🔶 I	no 🔶 wo	◇ RW	🔶 ALL	Open Re	eport	E)	it
Register_Name	Addres	s Re	setValue	Value	Register De	escription								
DIF_ID used configuration.	0xE490000	8 0x	£7134306	0x0000001.	The identif	fication regist	er allows i	dentify t	he module	, the m	odule ve	rsion and	the	
Register Field Name	Field Width	Reset Value	Actual Value	Regis	ster Field Desc	cription								
CONFIG FI DSI interfaceBit 5 TVout interfaceBit ormandBit 13 DrawImage commandBit 14 Upo MOD_NUMEER 618 ESI (1.4.0/2.0.0). 0x01 = xg213 ES2	date commandBit 15 s 16	cheduleUpdate 0x4306	/StartUpdate 0x1	ect commandsBit 9 BitBlt commandsReset: F703H The fi	t/Scroll/Move o irst part (0x43	 corresponds 	BitBlt2 com	mandBit 1	1 Triangl	e comma	ndBit 12	RotateIm	ige c	
DIF_CON rial display interface. It contains a co	0xE490002 ontrol field for all		00000000 rfaces with s	0x55555555. tandard pads in case of		er is used for e.	configurati	on of the	display	interfa	ces, esp	ecially th	ne se	
Register Field Name	Field Width	Reset Value	Actual Value	Regis	ster Field Desc	cription								
READ_CS2 performed during serial transmission.	1	0x0	0x1	If this bi	it is set and t	the correspondi	ng bit in c	rossRefz	is set th	en half	duplex r	eadingwil	be	۲
READ_CD performed during serial transmission.	1	0x0	0x1	If this bi	it is set and t	the correspondi	ng bit in C	rossRefz	is set th	en half	duplex r	eadingwil:	be	
READ BM	5	0x0 0x0	0xa 0x15											
PO HB	1	0x0 0x0	0x1 0x1											
TRI	2	0x0	0x1											
DIF_PERREG	0xE490002	4 0 x	00000000	0x00002434.	The registe	er contains one	hot coded	bits to s	elect the	DIF mo	dule mod	e, i.e. s	erial	

Figure 9. RegAnalyzer tool output

B. Results

The RegAnalyzer tool is implemented to decode the test cases during the latest chip development. There are lots of third party and internal IP's used in the SOC. For some of the complex Media IPs, we can run the IP delivered test cases, loaded the log files in the RegAnalyzer tool and generated the report on the programming details with the register fields description. Also, by using the no reset values feature, we generated the report of the programming register and fields which are different from the register reset values. By analyzing the report, we can understand the verification intent of the test case and features enabled in that test case. For some of the subsystem test cases, it

involves more that one IPs programming details. We provide the IPs address space details according to the SOC address map to the RegAnalyzer tool and all the IP-XACT XML files for those IPs. The tool analyzes the log file, finds out the register address from all the intermediate files generated from the IP-XACT XML files and finally generates the report. We have saved a lot of debug time while verifying these IPs in the SOC and it helped us immensely to understand the IP functionality by analyzing the programming details.




Figure 10. RegAnalyzer Results

V. CONCLUSION

RegAnalyzer is an effective GUI tool which will help in day-to-day verification activities, reduce the manual efforts drastically and save debug time. This tool will help during the design pre-silicon verification and post silicon validation to understand the register programming and its details. By using all the different features supported by this tool, verification and validation Engineers can make tremendous progress and reduce the overall debug time during Silicon-On-Chip development.

REFERENCES

- [1] <u>https://semiengineering.com/the-weather-report-2018-study-on-ic-asic-verification-trends/</u>
- [2] https://www.accellera.org/images/downloads/standards/ip-xact/IP-XACT_User_Guide_2018-02-16.pdf
- [3] http://trace32.com/wiki/index.php/LDR_and_STR,_data_width
- [4] https://www.design-reuse.com/articles/19895/ip-xact-xml.html