

Design&Verification Conference&Exhibition

San Jose - February 26, 2013

DOD

Quantification of Formal Properties for Productive Automotive Microcontroller Verification Holger Busch Infineon Technologies



Never stop thinking







- Application
- Quantification Approaches
- Onespin's Coverage Feature
- Certitude
 - General set-up
 - Coupling with Onespin
- Results
- Conclusions

Properties for Productive Automotive Microcontroller Verification

Holger Busch





Quality control ?

- Each single property 100% checked for all inputs!
 But: specific function potentially uncovered
- Assessment of formal property sets needed!
- Formal verification management
 - Progress control
 - Sign-Off Criteria
- Handling of mixed verification tool landscape
 - Directed & constraint driven simulation
 - Formal property checking
 - Safety-compliance to ISO26262
 - Traceability of requirements
 - Reproducibility of design and verification process

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch







- Application
- Quantification Approaches
- Onespin's Coverage Feature
- Certitude
 - General set-up
 - Coupling with Onespin
- Results
- Conclusions

Properties for Productive Automotive Microcontroller Verification

Holger Busch



Application: AURIX® µC Family



- Multicore architecture
 - Up to three 32-bit TriCore[™] CPUs (up to 300 MHz)
- Single scalable platform for target applications:
 - Powertrain:
 - Engine management
 - Transmission control
 - Hybrid and electrical veh.
 - Safety:
 - Airbag, steering, braking ASIL D (ISO 26262)
 - Driver Assistance:
 - Laser, radar, camera
 - Body:
 - Hardware security



Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch







- Application
- Quantification Approaches
- Onespin's Coverage Feature
- Certitude
 - General set-up
 - Coupling with Onespin
- Results
- Conclusions

Properties for Productive Automotive Microcontroller Verification

Holger Busch



Manual

- Review of formal properties
- Formal completeness checks
 - Onespin's gap-free verification methodology
 - Not related to simulation coverage metrics
- Formal witness generation
 - Code coverage for trace: line, branch
 - ➤ Quality of witness ?
 - Design mutation
 - Onespin's built-in coverage feature Quantify
 - Link to test-bench qualification tool Certitude

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

ineon

Holger Busch



Holger Busch

Page 8





Goals

- Application
- Quantification Approaches
- Onespin's Coverage Feature
- Certitude
 - General set-up
 - Coupling with Onespin
- Results
- Conclusions



Onespin 360°TM MV

- Bounded model-checker
 - Various proof engines
- Property languages:
 - ITL (Interval Language), SVA, PSL
- Consistency checker
 - Dead-code detection, ...
- Property debugger
- Coverage
 - Formal completeness checker
 - Line & branch coverage



Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Infineon

Holger Busch



Onespin's Quantify Feature



Pre-analyses

- Dead, constrained, redundant code identification
- Code reachability by witness traces
- Observation coverage:
 - Formal proofs of properties with mutated code locations
 - Code location covered when proof fails
- User-guidance
 - Push-button, focussing possible
- Result
 - XML ~> UCDB-compatible
 - HTML

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch



Conference 2013.

San Jose, Feb. 26

Verification

Holger Busch Page 11



Onespin's Quantify Feature







Onespin's Quantify Feature

	Quantify MDV File Result - Konqueror (on vihlc595)		
cation <u>E</u>	dit <u>V</u> iew <u>G</u> o <u>B</u> ookmarks <u>T</u> ools <u>S</u> ettings <u>W</u> indow <u>H</u> elp		
🗲 L <u>o</u> cati	on: 🛛 /home/holger/AIM/AURIX/tc27xb/qs0_smu_html/smu_sw_cntl-rtl-a.vhd.html		-
171	beain		
172	if cmd passed = '1' and smu cmd cmd i = CMD SMU Alarm c then	0	
173	case smu cmd arg i is		da.
174	when "0000" => smu sw alarm <= "0000"&"0000"&"0000"&"0001";	0	
175	when "0001" => smu_sw_alarm <= "0000"&"0000"&"0000"&"0010";	0	
176	when "0010" => smu_sw_alarm <= "0000"&"0000"&"0000"&"0100";	0	
177	when "0011" => smu_sw_alarm <= "0000"&"0000"&"0000"&"1000";	0	
178	when "0100" => smu_sw_alarm <= "0000"&"0000"&"0001"&"0000";	0	
179	when "0101" => smu_sw_alarm <= "0000"&"0000"&"0010"&"0000";	0	
180	when "0110" => smu_sw_alarm <= "0000"&"0000"&"0100"&"0000";	0	
181	when "0111" => smu_sw_alarm <= "0000"&"0000"&"1000"&"0000";	0	
182	when "1000" => smu_sw_alarm <= "0000"&"0001"&"0000"&"0000";	0	
183	when "1001" => smu_sw_alarm <= "0000"&"0010"&"0000"&"0000";	0	
184	when "1010" => smu_sw_alarm <= "0000"&"0100"&"0000"&"0000";	0	
185	when "1011" => smu_sw_alarm <= "0000"&"1000"&"0000"&"0000";	0	
186	when "1100" => smu_sw_alarm <= "0001"&"0000"&"0000";	0	
187	when "1101" => smu_sw_alarm <= "0010"&"0000"&"0000"&"0000";	0	
188	when "1110" => smu_sw_alarm <= "0100"&"0000"&"0000"&"0000";	0	
189	when "1111" => smu_sw_alarm <= "1000"&"0000"&"0000"&"0000";	0	
190	when others => smu_sw_alarm <= "0000"&"0000"&"0000"&"0000";	OD	
191	end case;		
192	else	OR	
193	smu_sw_alarm <= "0000"&"0000"&"0000"&"0000";	OR	
194	end 11;		
195	ena process smu_sw_atarm_p;		
107			
108	Outputs		
190	outputs		
200	com stata n com stata n:	1	
200	cmd nassad o z- cmd nassad	1	
201	cmulphasculo <= cmulswalarm.	OR	
202		- OK	

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch





Page 13

Overview



Goals

- Application
- Quantification Approaches
- Onespin's Coverage Feature
- Certitude
 - General set-up
 - Coupling with Onespin
- Results
- Conclusions







if x = 1 then ff <= not a i;

elsiff(2) = 1 then

end if;

ff <= 0;

....

....

end if;



Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch

Page 14

Principle:

- Fault-instrumentation of RTL
- Check fault detection by test-cases



Certitude Qualification Flow





Holger Busch

Verification



Certitude



- Modeling phase: RTL-code instrumentation by Certitude
 - Different fault models injected into RTL code
 - Top-level entity with additional input vector for individual activation
- Activation phase: Each test-case run once:
 - Activation: test-case stimulus activates fault condition
 - Propagation: fault visible at observation points (DUT interface)
- Detection phase: Analyses for pairs of {fault test-case}:
 - Detection: fail of test-case instead of pass
 - Fault-sets: $F_{injected} \supseteq F_{activated} \supseteq F_{propagated} \supseteq F_{detected}$
 - Iterative detection controlled by Certitude
- Statistical Approach by Certitude:
 - Metrics computation for statistical samples
- Application to Formal Properties
 - Iterative invocation of property checker for formal property instead of simulator for test-case

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch



Holger Busch

Page 17

Overview



Goals

- Application
- Quantification Approaches
- Onespin's Coverage Feature
- Certitude
 - General set-up
 - Coupling with Onespin
- Results
- Conclusions





Certitude <-> Onespin

Iterative procedure:

- Let Certitude select:
 - Property P from set of qualification properties
 - Fault C from current set of non-detected faults
- Add fault assumption to regular property

Regular Property P: ass(P) |- com(P)



- Check fault-C-enabled Property P in property checker
- Return proof result + run-time to Certitude
 - Fail: fault c detected by Property P
- Repeat until Certitude is finished:
 - All faults detected
 - or
 - All {fault,property}-pairs exercised

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch





Certitude <-> Onespin

Challenges:

- Large number of {fault, property}-pairs to be formally checked
 - Estimated full qualification time: $t_{qual} = 0.5 * n_{faults} * n_{props} * t_{check}$ Example: $n_{faults} = 5000$, $n_{props} = 200$, $t_{check} = 5 \text{ min } -> t_{qual} \approx 9.5 \text{ years}$
- Repeated invocation of property checker causes overhead
 - Re-elaboration or loading DUV model
 - Loading properties with current fault assumption
- Instrumented RTL-design not always clean:
 - Combinational signals become latches for some fault classes
 - Oscillating signals
- Proof-time for individual check often differs from normal proof
 - More powerful provers invoked if fast prover fails
 - Different provers for counterexample generation

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch





Certitude <-> Onespin

Reduction of check times

- Minimization of set-up time before check
 - Keep property checker session open
 - wait for new task sent by Certitude
 - just load new fault constraint
- Simultaneous property checks (≤ available tool licenses)
- Selection of proof engines
 - Evaluation of log files

Reduction of pass-checks

- Theoretical minimum: $n_{checks} = n_{faults}$ (« 0.5 * n_{faults} * n_{props})
- Selection of {fault, property}-pairs essential
 - Certitude's heuristics: Analyze previous results
 - Human knowledge: Relate properties to code partitions
 - Analyses in Formal Property Checker

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch



Holger Busch

Page 21

Overview



Goals

- Application
- Quantification Approaches
- Onespin's Coverage Feature
- Certitude
 - General set-up
 - Coupling with Onespin
- Results
- Conclusions



Results



Module verification			Quantify		Certitude	
No.	Locs (VHDL)	Props	Code locat.	Days	Faults	Days
1	25563	85	2316	4	1784	7
2	27374	157	1993	5	3732	12
3	57168	253	5309	7*)	4122	17

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch

Page 22

*) ~ 80% covered, no progress







Quantify	Optimized Certitude Qualification
Formal code coverage by internal mutations	Explicit fault injection in RTL design
Closed, indirect controllability	Flexible, full controllability and extensibility
Fast for simple parts, potentially very long computations for more difficult parts; acceptable efficiency for small – medium designs; Open code regions for biggest design, but ongoing improvements by Onespin	Scales to big designs
Restartable, longer setup time	Fast restartability
Onespin session + prover licenses	Onespin session + prover licenses + Certitude license dynamic parallelisation
Code coverage stronger than simulation metrics: formal proofs of observability	Merge with simulation qualification 1:1
Product quality	Packaging of scripts required for wider usage

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch



Holger Busch

Page 24

Overview



Goals

- Application
- Quantification Approaches
- Onespin's coverage feature
- Certitude
 - General set-up
 - Coupling with Onespin
- Results

Conclusions



Conclusions



- Two feasible quantification approaches for FPC!
- Both manage big modules with several 10 k loc
- Quantification results largely comparable
- Lots of FPC licenses used
- Long-running properties disadvantageous
- Onespin's Quantify:
 - Efficient, but closed
 - Metric similar to simulation code coverage, but stronger
- Certitude-Onespin coupling:
 - Open for optimizations & configuration
 - Exactly same metric for simulation

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch





Thank you!

Design & Verification Conference 2013, San Jose, Feb. 26

Quantification of Formal Properties for Productive Automotive Microcontroller Verification

Holger Busch