

QED & Symbolic QED

*Pre-silicon Verification, Post-silicon Validation,
Industrial Results*

Subhasish Mitra, Eshan Singh

K Devarajegowda



Department of EE & CS
Stanford University



Infineon
Technologies AG

Students, Sponsors, Collaborators



Outline

- Introduction
- Infineon Case Study
- QED
- Symbolic QED
- Demos

Pre-Silicon Verification Inadequate



It's only getting worse: custom hardware



Post-Silicon Validation Difficult



Scalability Barriers

- System-level failure reproduction
- Full system simulation




J. Stinson (ex-Intel)

Post-silicon costs rising faster than design cost

Bigger Obstacles at System Level

1. Localize faulty IC
2. No Trouble Found

Incorrect localization: up to 60%



QED & Symbolic QED Results

- Pre-silicon bugs

Few minutes to 7 hours


No manual properties

Billion-transistor scale designs:
Processor cores, uncore, accelerators

Symbolic QED: Infineon Study

- Several automotive microcontroller cores

All (known) bugs + more



60× productivity



QED & Symbolic QED Results

- Post-silicon validation & debug

20 flip-flops (out of 1 Million)

9 instructions (out of billions)

Automatic

Few seconds to 9 hours

Billion-transistor scale designs

More Opportunities

- Hardware security
 - Derive new vulnerabilities
 - Beyond Spectre, Meltdown
- Firmware
- Large-scale systems

Outline


- Introduction
- Infineon Case Study
- QED
- Symbolic QED
- Demos

Pre-Silicon Verification

- Very few “real” innovations over past decade
 - Race against time & complexity
- Product features limited by verification
 - Existing techniques not sustainable

Must Rethink Pre-Silicon Verification!

Case Study Objectives



1. Characterize bugs detected
2. Quantify manual effort
3. Quantify runtime

Designs Analyzed

- Custom microcontroller core (16 versions, verified over 5 years)

3D
camera



Airbag



Pressure
Monitor



**And
more...**

Automotive Microcontroller Core

- 60 instructions, 1.8K flip-flops, 70K gates
 - ASIL rated
 - Numerous corner case simulation scenarios
- 16 versions over 5 years
 - Feature updates & architecture upgrades
 - Bug fixes

ASIL: Automotive Safety Integrity Level

Infineon Verification Flow

- Robust Infineon approach: proven record
- Microcontroller extensively verified over 5 years
 - Directed Simulation Tests (DST)
 - Infineon Formal (IF)
 - Constrained Random Simulation (CRS)



Directed Simulation Tests

- Applied by Design Engineers
- Manual testbench with direct stimuli
- Not meant for comprehensive verification
- Errors found are not tracked
- Prior to design release to verification



Directed Simulation Tests

- Objective – verify specific design features
 - State transitions – reset → fetch → execute
 - Instruction class – single/dual opcode decoding

Initial Design	Subsequent Designs
10 person months	1-3 person months



Infineon Formal

- Executed by Verification Engineers
- Automatic property generation
 - In-house automation framework
 - Property for each instruction & feature
- Commercial Formal tool – Onespin DV 360



Infineon Formal

- Property for ADD instruction

```
property check_add_instruction is
  assume:
    at t: instruction == ADD;
    at t: core_state == decode;
  prove:
    at t+1: core_state == execute;
    at t+1: result == op1 + op2;
    at t+2: regfile_data_in == result @ t+1;
endproperty;
```

CEX: False Failure



Infineon Formal

- Property for ADD instruction

```
property check_add_instruction is
  assume:
    at t: instruction == ADD;
    at t: branch_en != '1';
    at t: core_state == decode;
  prove:
    at t+1: core_state == execute;
    at t+1: result == op1 + op2;
    at t+2: regfile_data_in == result @ t+1;
endproperty;
```

CEX: False Failure



Infineon Formal

- Property for ADD instruction

property check_add_instruction is

assume:

at t: instruction == ADD;

at t: branch_en != '1';

at t: hzd_stall != '1';

at t: core_state == decode;

prove:

at t+1: core_state == execute;

at t+1: result == op1 + op2;

at t+2: regfile_data_in == result @ t+1;

endproperty;



Infineon Formal

```
property check_add_instruction is
  assume:
    at t: branch_en != '1';
    at t: hzd_stall != '1';
    at t: instruction == ADD;
    at t: core_state == decode;
  prove:
    at t+1: core_state == execute;
    at t+1: result == op1 + op2;
    at t+2: regfile_data_in == result @ t+1;
endproperty;
```

- Add constraints to exclude **False Failures**
- Ensure over-constraining is absent
- Additional effort!



Infineon Formal

- Formal coverage
 - 100% assertion pass
 - 100% structural coverage

Initial Design	Subsequent Designs
5 person months	1 person months



Constrained Random Simulation

- UVM-SV testbench
- Extensive set of test cases
- Constrained random stimuli
 - Randomize -
 - state transitions
 - instructions and instruction sequences
 - operand values




Constrained Random Simulation

- Regression runs spanning days
- Commercial simulation and debugging tools
- Simulation Coverage
 - 100% functional
 - 100% structural

Initial Design	Subsequent Designs
12 person months	3-6 person months




1. Characterize Bugs Detected



- Symbolic QED detected ALL (known) bugs
- And more (specification errors: +7%)

2. Quantify Effort: Reused Designs

- Most Infineon designs are reused
 - Feature updates
 - Architecture upgrades
- Symbolic QED: 60X improvement



2. Quantify Effort: Designs from Scratch

- Rarely designs from scratch
- Symbolic QED: **8X improvement**



3. Quantify Runtime

	Error Trace Length [min, avg, max]	Bug Detection Runtime [min, avg, max]
Symbolic QED	[4, 6, 10] instructions	[6, 8, 12] seconds

- Short error trace length (4-10 instructions)
- Significant benefits: bug localization and debug
- Short runtime (6-12 seconds)

Conclusion

Symbolic QED

- Micro-controller Cores, automotive products
- **All** (previously detected) logic bugs & **more** detected
- **60x** verification productivity improvement

Product Impact

- Shorter Time-to-Market
- New design features

Ongoing

- Infineon Symbolic QED efforts
- Symbolic QED beyond design verification


Outline

- Introduction
- Infineon Case Study
- QED
- Symbolic QED
- Demos


QED

- Post-silicon
 - Electrical bugs, logic bugs


Error Detection Latency



Bug Example



Bug Example



Existing Techniques Inadequate

- **Very long** error detection latencies

Deadlock detection

Design-specific assertions

Self-checking tests

Store readback tests

Checkpointing


etc...

Quick Error Detection




- Error detection latency: **guaranteed short**
- Coverage: **improved**
- Software-only: **readily applicable**

Quick Error Detection




Quick Error Detection



QED Transforms

System on Chip



■ Processor cores

■ ■ ■ Uncore, accelerators

EDDI-V

PLC

CFTSS-V

Fast QED

CFCSS-V

Hybrid QED

QED Example: Duplicate & Check

Validation program

```
void merge (REAL a[], int ldu, int n, REAL b[], REAL *norma)
{
    int i, k, j;
    int i1, i2;
    *norma = 0.0;
    for (j = 0; j < n; j++) {
        for (i1 = 0; i1 < n; i1++) {
            i2 = i1 + 1;
            a[i1 * ldu + j] = (i1 - i2) * b[i1 * ldu + j];
            *norma = (*norma) + a[i1 * ldu + j] * a[i1 * ldu + j];
        }
        for (i2 = 0; i2 < n; i2++) {
            i1 = i2 + 1;
            a[i2 * ldu + j] = (i2 - i1) * b[i2 * ldu + j];
            *norma = (*norma) + a[i2 * ldu + j] * a[i2 * ldu + j];
        }
    }
    *norma = sqrt(*norma);
}

void qeql (REAL a[], int ldu, int n, int ipvt[], int *info) {
    /* Internal variables */
    REAL t;
    int j, k, i, m;
    /* gaussian elimination with partial pivoting */
    *info = 0;
    m = n - 1;
    if (ldu == 0) {
        for (k = 0; k < m; k++) {
            /* find i + pivot index */
            i = (m - k) * ldu + k;
            ipvt[k] = i;
            /* now pivot implies this column already
             * triangulated */
            if (a[i * ldu + k] == 0.0) {
                /* interchange if necessary */
                if (i > k) {
                    t = a[i * ldu + k];
                    a[i * ldu + k] = a[k * ldu + k];
                    a[k * ldu + k] = t;
                }
                /* compute multipliers */
                t = -a[i * ldu + k] / a[k * ldu + k];
                a[i * ldu + k] = t;
                /* row elimination with column indexing */
                for (j = k + 1; j < n; j++) {
                    if (a[i * ldu + j] != 0.0) {
                        a[i * ldu + j] = a[i * ldu + j] + t * a[k * ldu + j];
                    }
                }
            }
            /* swap */
            t = a[i * ldu + k];
            a[i * ldu + k] = a[k * ldu + k];
            a[k * ldu + k] = t;
        }
        /* info = 1 if m = 0 */
        if (a[m * ldu + m] == 0.0) *info = 1;
        checkipvt(m, ipvt, ldu);
        return;
    }
    void qeql (REAL a[], int ldu, int n, int ipvt[], REAL b[], int job)
    {
        REAL t;
        int k, i, m;
        m = n - 1;
        if (ldu == 0) {
            /* job = 0, solve a * x = b */
            /* find index ipvt = k */
            if (m == 0) {
                for (k = 0; k < m; k++) {
                    i = ipvt[k];
                    t = a[i * ldu + k];
                    b[i * ldu + k] = b[i * ldu + k] / t;
                    a[i * ldu + k] = 1.0;
                }
                /* swap */
                t = a[i * ldu + k];
                a[i * ldu + k] = a[k * ldu + k];
                a[k * ldu + k] = t;
            }
            /* now solve a * x = b */
            for (k = 0; k < m; k++) {
                t = b[k * ldu + k];
                b[k * ldu + k] = t;
                /* swap */
                t = a[k * ldu + k];
                a[k * ldu + k] = a[i * ldu + k];
                a[i * ldu + k] = t;
            }
        }
    }
}
```

Trace

$R1 \leftarrow R1 + 5$
 $R2 \leftarrow R2 - R1$
 $R3 \leftarrow R1 * R2$



Very Long!

Check end_result



Validation program

QED Trace

• • •

• • •



Quick!

QED Improves Coverage

Validation program

```
void merge(MEM a[], int ldu, int n, MEM b[], MEM *mems)
{
    int ldu1, i;
    int i1, i2;
    *mems = MEM;
    for (i = 0; i < n; i++) {
        for (j = 0; j < n; j++) {
            for (k = 0; k < n; k++) {
                ldu1 = ldu + i * n + j * n + k;
                a[ldu1] = (ldu + i * n + j * n + k) / 100000000;
                *mems = (a[ldu1] * *mems) / 100000000;
            }
        }
    }
    return;
}

void qdqm(MEM a[], int ldu, int n, int ipe1[], int *lens) {
    /* internal variables */
    MEM b;
    int j, k, l, m, n1;
    /* gaussian elimination with partial pivoting */
    *lens = 0;
    n1 = n - 1;
    if (lens == 0) {
        for (k = 0; k < n1; k++) {
            for (l = k + 1; l < n; l++) {
                /* find l to pivot below */
                i = (lens == 0) ? a[l] : a[l] * a[k];
                ldu1 = l;
                /* now pivot implies this column already
                 * triangularized */
                if (a[l] < a[ldu1]) {
                    /* interchange if necessary */
                    if (l < ldu1) {
                        i = a[l];
                        a[l] = a[ldu1];
                        a[ldu1] = i;
                    }
                    /* compute multipliers */
                    i = (lens == 0) ? a[l] : a[l] * a[k];
                    ldu1 = (l - k) * n + l;
                    /* row elimination with column indexing */
                    for (j = k + 1; j < n; j++) {
                        for (l = 0; l < n; l++) {
                            a[l] = a[l] * a[k];
                            a[l] = a[l] * a[k];
                        }
                        a[l] = a[l] * a[k];
                        a[l] = a[l] * a[k];
                    }
                    a[l] = a[l] * a[k];
                    a[l] = a[l] * a[k];
                }
            }
        }
    }
    *lens = 1;
}

if (lens == 0) {
    if (a[lens] < a[lens + 1]) {
        *lens = 1;
        a[lens] = a[lens + 1];
        return;
    }
}

void qdqm(MEM a[], int ldu, int n, int ipe1[], MEM b[], int job)
{
    MEM b;
    int j, k, l, m, n1;
    n1 = n - 1;
    if (lens == 0) {
        for (k = 0; k < n1; k++) {
            for (l = k + 1; l < n; l++) {
                /* find l to pivot below */
                i = (lens == 0) ? a[l] : a[l] * a[k];
                ldu1 = l;
                /* now pivot implies this column already
                 * triangularized */
                if (a[l] < a[ldu1]) {
                    /* interchange if necessary */
                    if (l < ldu1) {
                        i = a[l];
                        a[l] = a[ldu1];
                        a[ldu1] = i;
                    }
                    /* compute multipliers */
                    i = (lens == 0) ? a[l] : a[l] * a[k];
                    ldu1 = (l - k) * n + l;
                    /* row elimination with column indexing */
                    for (j = k + 1; j < n; j++) {
                        for (l = 0; l < n; l++) {
                            a[l] = a[l] * a[k];
                            a[l] = a[l] * a[k];
                        }
                        a[l] = a[l] * a[k];
                        a[l] = a[l] * a[k];
                    }
                    a[l] = a[l] * a[k];
                    a[l] = a[l] * a[k];
                }
            }
        }
    }
    *lens = 1;
}
```

Trace

...

R1 ← R1 + 1



R1



R1 ← 0

...

Error

Check R1 == 0 masked!

QED Trace

```

R1 ← R1 + 1
R18 ← R18 + 1
R1 == R18

```

$$R1 \leftarrow \emptyset$$

• • •

Check R1 == 0 masked!

R18

3 2	2
-----	---



Error

No QED: bug escape

QED: quick detection

Diversity-Enhanced QED

Validation program

```
void merge(MEM a[], int l0a, int n, MEM b[], MEM *mems)
{
    int l0b, i, j;
    l0b = 0;
    *mems = MEM;
    for (i = 0; i < n; i++) {
        for (j = 0; j < n; j++) {
            l0b = MAX(l0b, MAX(a[i], b[j]));
            *mems[i] = (l0b - 1) * 255;
            *mems[j] = (l0b - 1) * 255;
        }
    }
    return;
}

void qsort(MEM a[], int l0a, int n, int ipvt[], int *mems)
{
    MEM t;
    int j, k, l, m;
    /* gaussian elimination with partial pivoting */
    *mems = MEM;
    m = n - 1;
    if (l0a == 0) {
        for (k = 0; k < m; k++) {
            /* find i + pivot index */
            l = MAX(a[k], a[k+1]);
            ipvt[k] = l;
            /* now pivot implies this column already
             * triangulated */
            if (ipvt[k] != 0) {
                /* interchange if necessary */
                if (i < k) {
                    t = a[k];
                    a[k] = a[ipvt[k]];
                    a[ipvt[k]] = t;
                }
                /* compute multipliers */
                l = MAX(a[k], a[k+1]);
                m = MAX(a[k], a[k+1]);
                /* new elimination with column indexing */
                for (j = k+1; j < n; j++) {
                    if (i < k) {
                        a[j] = a[j] - a[k] * a[k+1];
                        a[j] = a[j] - a[k] * a[k+1];
                    }
                    m = MAX(a[k], a[k+1]);
                    m = MAX(a[k], a[k+1]);
                }
                *mems = MEM;
            }
        }
    }
    /* merge */
    ipvt[m] = m;
    if (a[m] < a[m-1]) {
        *mems = MEM;
        return;
    }
    return;
}

void qsort(MEM a[], int l0a, int n, int ipvt[], MEM b[], int job)
{
    MEM t;
    int j, k, l, m;
    m = n - 1;
    if (l0a == 0) {
        /* job = 0, solve a * x = b */
        /* find index */
        if (m == 0) {
            for (k = 0; k < m; k++) {
                l = ipvt[k];
                m = MAX(l, m);
                if (i < k) {
                    t = a[k];
                    a[k] = a[l];
                    a[l] = t;
                }
                m = MAX(a[k], a[k+1]);
                m = MAX(a[k], a[k+1]);
            }
            *mems = MEM;
            m = MAX(a[k], a[k+1]);
            m = MAX(a[k], a[k+1]);
        }
        /* new solve a * x = y */
        for (k = 0; k < m; k++) {
            l = MAX(a[k], a[k+1]);
            m = MAX(a[k], a[k+1]);
            m = MAX(a[k], a[k+1]);
            m = MAX(a[k], a[k+1]);
        }
    }
    return;
}
```

QED Trace

$$a \leftarrow 1; a' \leftarrow a; b \leftarrow 1, b' \leftarrow b$$

$$R1 \leftarrow a + b$$

$$R18 \leftarrow 5a' + 5b'$$

$$5 \times R1 == R18$$




	6 2 R1
	14 10 R1
	8

Many diversity techniques

e.g., ED⁴I [Oh IEEE Trans. Comp. 02]

QED Transforms



■ Processor cores

■ ■ ■ Uncore, accelerators

EDDI-V

PLC


CFTSS-V

Fast QED

CFCSS-V

Hybrid QED

Original Test



QED: Duplicate & Check

Core 1

~~A = A~~ ~~B = B~~ ~~B' = B'~~ ~~C' = C~~

~~A = B * 2~~ ~~B * 2~~

~~A' = B' * 2~~

~~Check(A==A')~~

~~Store mem[1] ← C~~ ~~mem[1] ← C'~~

~~Store mem[1'] ← C'~~

Core 2

~~D = D~~ ~~E = E~~ ~~F = F~~

~~G = G~~ ~~H = H~~

~~E = F * G~~

~~E' = F' * G'~~

~~Check(E==E')~~

~~H = D + E~~

~~H' = D' + E'~~

~~Check(H==H')~~

~~Store mem[5] ← H~~

~~Store mem[5'] ← H'~~

Core N

~~I = I~~ ~~I' = I'~~

~~J = J~~ ~~K = K~~

~~I = E / 2~~

~~I' = E' / 2~~

~~Check(I==I')~~

~~Load J ← mem[7]~~

~~Load J' ← mem[7']~~


~~Check(J==J')~~

~~K = J + 1~~

~~K' = J' + 1~~

~~Check(K==K')~~

QED: Proactive Load & Check




QED Coverage Considerations

- Challenge
 - Intrusiveness: coverage impact ?
- Systematic solutions
 - QED family tests
 - Hardware-enhanced QED


Error Detection Latency vs. Intrusiveness

😊 Improved error detection latency

☹️ Increased intrusiveness?



QED Effective for Electrical Bugs



EQED


● Electrical bug localization

	E-QED
Flip-flop candidates	18 (1 million total) 50,000× localization
Area impact	2.5% (actually 0%)
Debug effort	Automatic
Runtime	~ 9 hours

OpenSPARC T2 SoC (500M transistors)

QED Effective for Logic Bugs

Freescale SoC hardware



Symbolic QED

- Pre-silicon
 - Logic bugs: processors, accelerators, SoCs

Traditional Bounded Model Checking

Property

Design



BMC Tool: *Bound* = k



$\exists$ program of length $\leq k$



Property violated ?

Bug found

Traditional BMC vs. Symbolic QED

	Traditional BMC	Symbolic QED
Properties	Manual	Automatic QED checks (Universal property)
Design size	Small blocks	Large SoCs

BMC Symbolic QED

Design



BMC Tool: *Bound = k*




$\exists$ QED program of length $\leq k$ that fails ?



Bug found

QED Transforms

System on Chip



■ Processor cores

■ ■ ■ Uncore, accelerators

EDDI-V

PLC

CFTSS-V

Fast QED

CFCSS-V

Hybrid QED

“Universal” Property: QED Check

CMP Ra == Ra'

- Ra – original register
- Ra' – corresponding duplicated register
- $Ra \neq Ra'$ – error detected

BMC Symbolic QED

“Universal” Property

Design



If property violated



Counter-example = bug trace

Need Input Constraints

- If unconstrained, BMC may choose any inputs

$Ra \leftarrow 1$

$Ra' \leftarrow 2$

CMP $Ra == Ra'$

- False fail – not a bug

Input Constraints

- Original sequence then duplicated sequence
 - $\text{CMP } Ra == Ra'$ **after** both executed
- Enforced by **QED module** **automatically**
 - **Only during BMC**
 - Not in fabricated design

Solution: QED Module

Only during BMC, not in fabricated chip

Input
(Chosen by BMC)

```
ST [0x10000], Ra  
ST [0x10040], Rb  
LD Rc, [0x10000]
```

**QED
Module**




Output

```
ST [0x10000], Ra  
ST [0x10040], Rb  
LD Rc, [0x10000]  
ST [0x20000], Ra'  
ST [0x20040], Rb'  
LD Rc', [0x20000]  
<COMPARES>
```

Solution: QED Module

Only during BMC, not in fabricated chip



- Automatically duplicates instructions
- Determines when QED checks happen

BMC Symbolic QED

“Universal” Property

Design + QED Module
(no hardware overhead)



If property violated



Counter-example = bug trace

Initial State Important

- If unconstrained, BMC may choose any initial state

Ra = 1 Ra' = 2 // initial state

Ra = Ra + 1; Ra' = Ra' + 1; CMP Ra == Ra'

- QED-consistent initial state
 - Run “simple” QED test
- S²QED: Symbolic initial state [Fadiheh DATE 2018]

BMC Symbolic QED

“Universal” Property +
QED-consistent initial state

Design + QED Module
(no hardware overhead)




If property violated



Counter-example = bug trace

Symbolic QED: Infineon Study

All (known) bugs + more



Industry flow

Symbolic QED

60 × productivity




Industry flow

Symbolic QED


BUT...

- Big designs ?
- **Solution: QED checks compositional**
 - Preserved across partial instances


Solution: Partial Instantiation




Solution: Partial Instantiation




- At least 1 processor core per partial instance



BMC on Partial Instances



BMC on Partial Instances



- Smallest partial instance → best localization


Effective for Logic Bugs

- “Difficult” logic bugs
 - Industrial bug databases
- Processor cores, accelerators, uncore, power management



Symbolic QED: Billion-Transistor SoCs

20 mins. to 7 hours, automatic



OpenSPARC T2 SoC (500M transistors): difficult bugs inserted

QED and Symbolic QED

- Pre-silicon, post-silicon
 - Automatic, overnight, billion-transistor SoCs
- Broadly applicable
 - Core, uncore, accelerator, logic & electrical bugs
- More opportunities
 - Security, firmware, System-Level Testing