### Pythonized SystemC A non-intrusive scripting approach

Eyck Jentzsch, MINRES Technologies GmbH Rocco Jonack, MINRES Technologies GmbH







## Introduction

- MINRES focuses on VP and architectural modeling
  Providing support in various forms
- Development often in parallel with HW development
  - what if scenarios are important for architecture decisions
  - Platform definition is not fixed
- VP based embedded software development for large systems requires the use of partial and subsystems to get reasonable simulation speed and runtime
- Flexibility in Reconfiguration is key for efficient model development





# Addressing Flexibility

- Complex configurations system
  - Reading and interpreting a configuration file
  - Done in several tools by parsing XML or JSON files
- Code generation
  - Based on some configuration input generated glue logic
- Scripting languages as frontend
  - There are tools which provide such solutions
  - Allows integration of different functionality
  - Limited by scripting API





# Scripting Solutions for SystemC

- There are several existing integration into scripting languages
- As part of commercial tools based on TCL/TK, Python
- Open-source solutions
  - SoCRockets Universal Scripting Interface (USI)
  - GreenSoCs GreenScript
  - SystemPy
  - Kosim





## SystemC and Python

- We opted for an interpretation "frontend" based on Python
- Python is well-known and existing libraries can be reused
- Besides support for structural construction, simulation control and dynamic model parametrization can be supported
- Existing Python integrations require preparation work
  - Definitions of API into libraries which have been compiled
  - Quite often modification of the libraries to fulfill requirements implied by the interpreter
- Therefore there are no integrations for SCV or CCI available





## PySysC

- CERN developed several tools for the analysis of LHC generated data
  - CINT: home-grown Python bindings piggy-backed on C++ reflection for serialization and interactivity
  - CLING: C++ interpreter (https://root.cern/cling)
  - PyPy/CPPYY: Cling-based Python-C++ bindings
- Cppyy can be leveraged for any library
- This is the basis for the PySysC module





## PySysC Advantages

- No preparation of libraries to be integrated
- No need to have the sources of the code, even 3<sup>rd</sup> party binary only libraries can be used
- Allows introspection of the interfaces and thus dynamic generation
- If Python is not sufficient JIT allows to compile on-the-fly generated C++ code





### PySysC Example

- 1. Instantiation of a module
- 2. Instantiation of a templated module
- 3. Named signal connection
- 4. TLM2.0 socket connection
- 5. Simulation run

n

SIGN AND V



### Advantages of Python Usage

- Due to broad availability of Python integrations plenty of libraries can be used and combined
  - Computational models using numpy/scipy etc.
  - Uls and cockpits using GTK, wxWidgets or Qt

File Help	+ - • ×			
	struction			
Restart	100 - + ns - run	for 👻 Run	Stop	
Name	Kind	C++ type	Value	
✓ PySysC				
Image:	sc_module	ClkGen		
🕨 🖃 rst_gen	sc_module	ResetGen		
🕨 🖃 initiator	sc_module	Initiator		
mem0	sc_module	Memory		
🕨 🖃 mem1	sc_module	Memory		
mem2	sc_module	Memory		
mem3	sc_module	Memory		
🕨 😑 router	sc_module	Router<4>		
😑 clk	sc_signal	sc_core::sc_sig	10 ns	
😑 rst	sc_signal	sc_core::sc_sig	0	
Output redirectio Simulation initia INFO : [	alized	trans = { W cA }	, data = ff0000c0 at time	110 ps
INFO : [			, data = aa0000cd at time	
INFO : [			, data = ff0000c8 at time	
INFO : [			, data = aa00002d at time	
INFO : [ INFO : [			, data = ff0000d0 at time , data = aa0000a8 at time	
INFO : [			, data = $aa0000005$ at time	
INFO : [		: DMI = { W, dc }	, data = ff0000dc at time	180 ns
INFO : [				190 ns
	190.0 ns] SystemC:	:DMI = { W, e⊍ }	, data = ff0000e0 at time	150 115

DESIGN AND VERIFIC



#### **Evaluation and Results**

- Table 1 compares a simple design in SystemC and PySysC in terms of runtime and LoC
- Table 2 uses a RISC-V based VP in different scenarios using plain SystemC and PySysC based structural description.

Scenario	SystemC		PySysC	
	build	run		-
hello world	15s	8,7s	12,6s	
dhrystone	15s	120s	122s	Т

	SystemC	PySysC
Time	0.1s	2.9s
LOC	40	22







## Outlook

- PySysC is available as module via git
  - The Python module: <u>https://git.minres.com/VP/PySysC</u>
  - The examples: <u>https://git.minres.com/VP/PySysC-SC</u>
- Development is work in progress

© Accellera Systems Initiative

 Will be used as a basic building block of the BMBF funded project "RAVEN: Acceleration of Virtual Hardware/Software Development Platforms by Reconfigurable Logic'





#### Questions

#### Finalize slide set with questions slide





# Guidelines (1)

- Please keep the default font size for main lines at 28pt (or 26pt)
  And use 24pt (or 22pt) font size for the sub bullets
- Use the default bullet style and color scheme supplied by this template
- Limited the number of bullets per page.
- Use keywords, not full sentences
- Please do not overlay Accellera or DVCon logo's
- Check the page numbering





# Guidelines (2)

- Your company name and/or logo are only allowed to appear on the title page.
- Minimize the use of product trademarks
- Page setup should follow on-screen-show (4:3)
- Do not use recurring text in headers and/or footers
- Do not use any sound effects
- Disable dynamic slide transitions
- Limit use of animations (not available in PDF export)





## Guidelines (3)

- Use clip-art only if it helps to state the point more effectively (no generic clip-art)
- Use contrasting brightness levels, e.g., light-on-dark or dark-onlight. Keep the background color white
- Avoid red text or red lines
- Use the MS equation editor or MathType to embed formulas
- Embed pictures in vector format (e.g. Enhanced or Window Metafile format)



