MEDINTEK



Preventing Chip-Killing Glitches on CDC Paths with Automated Formal Analysis

Jackie Hsiung, Mediatek Inc. Sulabh Kumar Khare, Mentor- A Siemens Business Ashish Hari, Mentor- A Siemens Business

Glitch Prone CDC Detection Challenges On Gate Level Netlist

Simulation to capture glitch:

- Receiver flop may be sampled in gate level simulation to identify glitch presence
- Simulators have difficulties in sampling signal path when glitch is present

> Assertions to identify glitch

- Assertions to check if glitch can happen in simulation
- Simulators do not model asynchronous behavior

> Static checks at the netlist level:

- Flagging every CDC path where combinational logic is present
- Manual inspection to make sure combo logic is glitch free

Preventive steps at the RTL:

- Marking mux logic is don't touch for synthesis
- Huge effort and some path may still escape
- Need to prove at gate level that logic is still glitch free

Automatic Formal Based Glitch Detection Methodology

 \succ The proposed method utilizes a combination of structural CDC analysis, expression analysis, and formal analysis to prune and prove the real glitches in the design at the gate level



Proposed automatic formal-based glitch analysis

- Stage1: Complete static CDC analysis to prune out paths that do not contain any combinational logic at the gate level
- Stage2: Comprehensive expression analysis of the combinational logic tree in the data path to identify potential glitch candidates
- Stage3: Utilize formal engines to verify the glitch propagation condition conclusively







Case Study

Proposed methodology is illustrated with an example of a real glitch which was observed in gate-level simulation of one of the SoCs

> SoC was signed off for CDC but glitch scenario was identified in a gate-level simulation of the netlist



Real glitch scenario in a SoC

> Multiplexer implemented with case was converted to glitch prone logic at gate-level:



RTL to gate-level analysis of the real glitch scenario

> Proposed methodology applied with hierarchical CDC runs to propagate constraints for blocks:



Mediatek glitch verification flow

 \succ Using the proposed methodology, we were able to identify the glitch case with source of the glitch and additional glitch paths with minimal noise:

Table: Glitch results on various SoCs

).	Project Name	Clock Domains	Glitch Sources (All partitions)	Run time (Sum of all partitions /Maximum a partition) hrs	Glitch Result
	Project A	1155	1848	93/31	data-mux glitch found in one module (288 paths ECO)
	Project B	1028	1639	87/38	All waived
	Project C	641	1241	69/23	no-sync glitch found in one module (166 paths ECO)
	Project D	823	1487	56/6	All waived
	Project E	828	1534	77/29	All waived
	Project F	754	2846	103/34	All waived
	Project G	963	2262	84/32	All waived

Validation on real SoC confirms that proposed flow and techniques are practical, hence must be applied as a signoff methodology for prevention of chip killing glitches before tape-out