


# Practical Approach Using a Formal App to Detect X-Optimism-Related RTL Bugs

Shuqing Zhao, Shan Yan, Yafang Feng Broadcom Corporation





# Agenda

- Problem Statement
- Related Work
- Methodology Outline
- Case Study 1: Power Management Controller
- Case Study 2: Audio Processor
- Summary




#### X Sources

- What is X? Simulation logic state unknown (0 or 1)
- X Sources that can potentially hide RTL bugs:
  - 1. Uninitialized variables—nonresettable registers
  - 2. Out-of-bound bus bit select or array access
  - 3. Explicit X assignments that are reachable
    - "Don't care" used for logic minimization purpose
    - Modeling unknown, e.g., memory output or gate output with no power
    - Modeling error cases—should be replaced with assertions
  - 4. Power-aware semantics specified by UPF/CPF
- Less likely RTL bug sources:
  - Floating wires/ports, multiple drivers—detected by lint tools
  - Timing violations



# **Problem Statement**

- X-Optimism in standard RTL simulation is dangerous and causes bug escape.
  - X-Optimism: "optimistically" resolving X, not matching silicon behavior



- Problematic Verilog constructs: if, case, posedge, negedge
- Gate-level simulation is not adequate.
  - It suffers from X-Pessimism: e.g., (a & ~a) should not be x.
  - It usually is a subset of RTL simulation coverage.
  - Bugs found at this late stage require costly resynthesis or ECOs.



# **Related Work**

- RTL coding style to explicitly propagate X.
  - Readability problem.
  - It's not practical to intercept all combinations.
- 2-state simulation—randomize X to 0 or 1.
  - Complete coverage is not practical.
- Model checking using 4-state:
  - Suffers usual formal capacity limitation—bounded proofs.
  - Depends on completeness of assertions created manually by users.
- Model checking of X checkers is automatically inserted.
  - Basis of our approach


#### DESIGN & VERIFICATION 2014 CONFERENCE & EXHIBITION

# Formal X-Propagation App

- How the formal X-prop app works:
  - Environment input: clocks, resets, modes, X to input ports.
  - Analyzes/elaborates RTL into an internal "netlist."
  - Automatically creates the X detection assertions on targets:
    - Clocks and resets
    - Output ports
    - Test condition for if/case statements
    - User-specified signals
  - Prove that X's cannot propagate to targets.
  - A counter-example is generated if any assertion fails.
- Main issue: some assertions will get full proof and some will only get bounded proof.
- Our contribution: a methodology to improve ROI.



# X Source-Driven Methodology





# Case Study 1: PM Controller

- Background
  - DUT: Critical power management controller for quad core app processor
  - Presilicon verification
- Process
  - Ran very comprehensive UVM constraint random simulation.
  - Used formal reset analysis to check for uninitialized flops.
  - Used the formal X-prop app to scan for targets X can propagate to.
- Results
  - Reset analysis found four flops that were not initialized by reset.
  - X-prop app detected one flop that caused a nasty bug in the statemachine transition after reset.



#### XPROP App GUI Report

X-Propagation Analysis Browser ×	Task/Property Table	
	Name Result	
Instance Result 7 module coe_a7_cdc	<embedded> 0:0:0</embedded>	
	XP_clocks_and_resets 6:0:12	
U_isidle_sync	XP_control 186:5:121	
The synchic synchic sector of the synchic sector synchic sector synchic sector synchic sector synchic sector sec	XP_outputs 12:0:26	
Image: Big to the synthesis of the synthesi		
⊕ 🗄 u_clamp_core1 🚥 0:0:5 − 14 ATB_SOFTRESETN, cci_rstn, arm_rstn, SO		
Image: Bit of the second se	🕉 😋 🏹 Filter on name	
DEBUG2_SOFTRESETN, DEBUG1_SOFTRESETN, DEBUG1_SOFTRESETN,	TypeV NameV Engiñe	Bound
Image: Bit of the sector of	Assert(xpr., u_cdc_fsm_3_FD_RESET_TIMEOUT_L2_IS_ON_line_393 B	43
Duranicoreo re 0:0:13 20 L2RSTDISABLE, CligenScanOut, cdc_spare	<pre>X Assert(xpr u_cdc_fsm_3_FD_RESET_TIMEOUT_FIRST_T0_POLL_thi B</pre>	43
B u_armcore0_re     0:0:19     21     // Inputs     do reseto, cluster rsto, app pwdata,     22	<pre>X Assert(xpr u_cdc_fsm_3_L2_IS_ON_cdc_power_ok_low_irdrop_s Ht</pre>	29
	<pre>X Assert(xpr u_cdc_fsm_3_L2_IS_0N_cdc_power_ok_low_irdrop_s Ht</pre>	29
🔳 session_0 🔮 🔹 🔕 💿 🏄	Assert(xpr u_cdc_fsm_3cdc_power_ok_inrush_limited_weak_sw Ht	22
SUMMARY	Assert(xpr u_cdc_fsm_3_wait_idle_timeout_line_436_col_13 N	1026 -
Total Tasks : 4	Assert(xpr u_cdc_fsm_3STANDBYWFIL2_all_is_idles_asserted PRE	(0)
Total Properties : 368	Assert(xpr u_cdc_fsm_3STANDBYWFIL2any_core_interrupt_pen PRE	(0)
assumptions : 0 - approved : 0	Assert(xpr u_cdc_fsm_3ARM_SYSIDLE_timeoutline_446col_8 Ht	13
- approved : 0 - temporary : 0	Assert(xpr u_cdc_fsm_3CDC_BUSYTIMEOUT_INTinterrupt_pen Ht	3
assertions : 368 - proven : 204 (55.4%)	Assert(xpr u_cdc_fsm_3fsm_stateline_244col_13 Ht	2
- proven : 204 (55,4%) - marked_proven: 0 (0.0%)	Assert(xpr u_cdc_fsm_3_cdc_command_line_462_col_6 PRE	(0)
- cex : 159 ( 43.2% )	Assert(xpr u_cdc_fsm_3_cdc_command_line_464_col_6 PRE	(0)
- ar_cex : 0 (0.0%) - undetermined : 5 (1.4%)	Assert(xpr u_cdc_fsm_3_cdc_command_line_466_col_6 PRE	(0)
- unprocessed : 0 ( 0.0% )	Assert(xpr u_cdc_fsm_3_cdc_command_line_468_col_6 PRE	(0)
- error : 0 (0.0%) covers : 0	Assert(xpr u_cdc_fsm_3_cdc_command_line_470_col_6 PRE	(0)
- unreachable : 0	Assert(xpr u_cdc_fsm_3cdc_cfg_fd_reset_timerreset_timer Ht	3
- covered : 0 - ar_covered : 0	Assert(xpr u_cdc_fsm_3cdc_cfg_cd_reset_timerreset_timer Ht	3
- undetermined : 0	Assert(xpr u_cdc_fsm_3_fsm_state_line_484_col_92 Ht	2
- unprocessed : 0 - error : 0	Assert(xpr u_cdc_fsm_3ARM_SYSIDLE_timercdc_cfg_armsysid1 Ht	12
determined	Assert(xpr u_cdc_fsm_3fsm_stateline_525col_8 Ht	11
[ <enbedded>] %</enbedded>	X Assert(xpr u_cdc_fsm_3cdc_cfg_weak_switch_timerfsm_state Ht	21
×	X Assert(xpr u_cdc_fsm_3_cdc_cfg_strong_switch_timerfsm_sta Ht	18
[ <embedded>] %</embedded>	Assert(xpr u_cdc_fsm_3state_changedline_549col_11 Ht	2
 Console Lint Messages   Warnings / Errors   Proof Messages		



# **RTL Bug Counter Example**

Ø. 1 2 apb\_pclk u\_cdc\_fsm\_3.resetn 32<sup>1</sup>h0000000 + u\_cdc\_fsm\_3.fsm\_state POR. u\_cdc\_fsm\_3.strong\_switch\_timeout 0 1 2 -1 ∎  $\mathbb{P}$ • P X Source Pane  $| \phi \rangle | \phi \rangle | \phi \rangle | \phi \rangle | 0 L | ? | | M | M | Why at iteration 1 for u_cdc_fsm_3.fsm_state (1)$ 9-Search the Source ... 243 ۰ 244 case (fsm\_state) POR 245 **R: begin** //POR state 246 if (strong\_switch\_timeout) begin 1'bx 247 if (this\_is\_core\_0) 1'b0 248 fsm\_state <= "RESFDM;</pre> 249 else 250 🜩 fsm\_state <= `RESFD\_WAIT; // no default here, go one way or the other 251 end 252 🖒 else fsm\_state <= "POR; 253 end 254 255 \*RESFDM: begin // Resume from full dormant as master (core\_0 only) 256 if (FD\_RESET\_TIMEOUT & (cdc\_command == `MDEC)) begin 257 fsm\_state <= "RUN;</pre> 258 end



# Case Study 2: Audio Processor

- Background
  - DUT: audio processor module
  - Post-silicon analysis of bug escape
  - Bug: one of the channels was hanging the system.
- Process
  - Gatesim reproduced the bug.
  - Used the X-prop app to scan for targets X can propagate to.
- Results
  - X-prop app confirmed out-of-bound array access due to an RTL coding error.
  - The SPS app caught the same bug in a shorter runtime.
  - Xprop app proved absolute safety of a software workaround.

# DESIGN & VERIFICATION

# Summary

- Conclusions
  - X-optimism causes RTL bugs to be missed from simulation.
  - Formal approach is exhaustive but has limitations.
  - We recommend an X source-driven formal approach.
  - We found show-stopper bugs using this approach.
- Future Plan
  - Run X-prop app + low-power formal app to detect X issues from UPF.
  - Study formal code coverage relationship for bounded proof.
- Acknowledgements
  - Jennifer Hwang from Broadcom



# Thank you!