



Practical Applications of the Portable Testing and Stimulus Standard (PSS) Sharon Rosenberg

cādence[®]





What is Portable Testing and Stimulus Standard (PSS)?

- Behavioral standard language to express scenarios
 - Control flow with loops, conditionals
 - Parallelism and sequential execution (similar to fork and join)
- Powerful built-in verification-specific semantics for
 - Resource availability and distribution
 - Configuration, and operation modes
 - Data flow requirements
- Codified in two equally powerful input formats:
 - PSS C++ library appeals to C++ users
 - PSS Domain Specific Language (DSL) easier to read and better error messages
- Defined by PSWG in Accellera









What You Need to Know About PSS

- Motivation and value
 - May vary between teams and verification objectives
 - Concepts, mindset, and syntax
- Modeling patterns and methodology
 - The same concepts can be applied differently to solve various problems
- PSS technology
 - Vendors can provide additional value on top of the standard semantics



We are going to cover all the above in the context of specific applications



Accellera User-Contributed Usage-Examples

Motivation:

- Define the committee's scope and drive requirements
- Achieve a regression suite and thus a viable consistent solution across vendors











Seminar Table of Content

- Introduction to PSS via the user-contributed usage example
 - DMA allocation for peripherals + demo
 - Exhaustive exercise of power-states + demo
- PSS hands-on Exercise
- Introduction to other PSS use-cases
 - Multi-core/master data-cache and coherency
 - PSS UVM example
- PSS and Metric Driven Verification
- Summary









Let's do Verification Together! Assume we are experienced validation engineer...

Memory related rules:

- Don't use the same memory addresses for concurrent activities.
- Initialize the memory in areas that require read and check
- Not all cores may access all memories









Without PSS: Let's do Verification Together!

my_firmware.h



ac

Consider activating 8 cores in parallel for long scenarios, data needs to be shared, cores and devices are powering on or off, operation modes can impact activities – Long iterative process per test!









About Input and Output Flow-Objects

Consider producer and consumer IPs connected to system memory



<u>System assumptions</u> – IPs can be programmed to communicate if they are connected to the same memory, and no restrictions prevent that communication (e.g. data size or data kind mismatch)



About Input and Output Flow-Objects (Cont')

Consider producer and consumer IPs connected to system memory





UNITED STATES

CONFERENCE AND EXHIBITION UNITED STATES

About Input and Output Flow-Objects (Cont')

Consider producer and consumer IPs connected to system memory





SYSTEMS INITIATIVE







DMA Allocation for Peripherals Model-Writer Defines Actions and Rules









My First Test Code

<u>My first test</u>: load the memory with data and use the DMA to copy it to a different location









Model Top Instantiation



This simple semantics of actions, inputs and outputs, and resources can be analyzed by tools and enable an efficient automated use-case creation





DMA Allocation Demo







Seminar Table of Content

- Introduction of PSS via the user-contributed usage example
 - DMA Allocation for peripherals + demo
 - Exhaustive exercise of power-states + demo
- PSS hands-on Exercise
- Introduction of other PSS use-cases
 - Multi-core/master data-cache and coherency
 - PSS UVM example
- PSS and Metric Driven Verification
- Summary





PSS Support for State-Machines and Operation Modes



SYSTEMS INITIATIV





Capturing the State Space

Model Writer Defines Actions and Rules

<pre>state power_state_s {</pre>		<u> </u>
<pre>rand int in [03] domain_A,</pre>		StateVar
domain_B,	 "Each of the domains – A, B, and C – 	
domain_C;	can be in any one of 4 power levels,	A[03]
	level 0 (off), and level 1 to 3	
// Level of domain A must be greater or equal	(functional states)"	
// to that of B		
<pre>constraint domain_A >= domain_B;</pre>	• "The level for switch A must be	B[03]
	greater or equal to that of B"	
// Domain C can be in a functional state only	0	
// if B is off		
<pre>constraint (domain_C != 0) -> domain_B == 0;</pre>	 "Domain C can be in a functional state only if B is off " 	C[03]
<pre>constraint (initial) -> {</pre>		
$domain_A == 0;$		
$domain_B == 0;$		
domain_C == 0;		
}		
};		



Transition Actions with Inputs and Outputs Model Writer Defines Actions and Rules

```
abstract action power_transition {
    rand int in [-1,1] step;
    input power_state_s prev;
    output power_state_s next;
    constraint A {next.domain_A == prev.domain_A; };
    constraint B {next.domain_B == prev.domain_B; };
    constraint C {next.domain_C == prev.domain_C; };
};
```

```
action A_Transition : power_transition {
    constraint A {next.domain_A == prev.domain_A + step; }
};
action B_Transition : power_transition {
    constraint B {next.domain_B == prev.domain_B + step; }
};
action C_Transition : power_transition {
    constraint C {next.domain_C == prev.domain_C + step; }
};
action power_state_observe {
    input power_state_s curr_state;
};
```

accel

SYSTEMS INITIATIVE







Exhaustive Exercise of Power State Demo







Seminar Table of Content

- Introduction of PSS via the user-contributed usage example
 - DMA Allocation for peripherals + demo
 - Exhaustive exercise of power-states + demo
- PSS hands-on Exercise
- Introduction of other PSS use-cases
 - Multi-core/master data-cache and coherency
 - PSS UVM example
- PSS and Metric Driven Verification
- Summary





Modeling Abstract System Behavior





Goals: Measure Your Potential as a PSS User

Scenario creation

- Task1: prescribed scenario
 - Capture a video from the camera
 - Copy the data three time by selecting either
 - The CPU_core: copy_data
 - The DMA device: transfer
 - Check the result using read_check_data
 - Tip: use repeat, select
- Task2: Use PSS resource-aware random scheduling
 - Generate two random tests with
 - 2 CPU write data
 - 5 DMA transfers
 - Tip: use schedule



UML based GUI - composer

Password: CdnDVCon2019 %cd yamm_sml_pss/yamm/run % ./.run.sh





Goals: Measure Your Potential as a PSS User

		IMC (64) [Anal	lysis - Functional: Types] (on	vlnx429)	_
	View Analysis Help				cādence
Loar Dat	Context Source a info Map Context Views Analyzi	Show Local Exclude Exclude Exclusions Local	Exclude Show Show Comment Exc Smart Affected Affecting Exc	기 많 · 년 · 순 태 In Read Save Reload Unload Repor Iude Report	t
Ð	Type (default scope): 🚯 Types				
E	Overall Covered Grade: 2.65%	Functional Covered Grade:	2.65% CoverGroup Covered Gra	de: 2.65% Assertion Covered	I Grade: n/a 🧳 Edit
7	Cover Gro Assertions				
	🕒 Cover groups		🗗 🗕 📑 Bins 🕴 mem_blo	ck	8 _ ·
	Ex im Name Im generated Im generated	Overall Overall Coverall Average Grade Coverall Import (no filter) (no filter) Import 0% 9/85 L. Import 0% 0/85 L. Import 0% 0/65 L. Import 0% 0/65 L. Import 0% 0/65 L. Import 0% 0/65 L. Import 0% 0/45 L. Import 0% 0/45 L. Import 0% 0/45 L. Import 0% 0/45 L. Import 0% 0/40% co Import 0% 0/40% co Import 0% 0/15 L.	Abstract Expand Ex Im Name I SRAP I	Overall Average Grade (no filter) (Defilter) 0%	Coverage Covera
	Da Items generated		Details mom	block	
	Ex 1/18 Name	Overall Overa Average Grade Cover	ed Col # Name	ce AValue	
	₽ proc_tag	100% 1/1	(100%)	o filter) (no	filter)
	🕒 direction	50% 1/2	(50%) At Least	1	<u></u>
	B instruction_width	40% 2/5	(40%) Combined Coveres	i Grade n/a	a longing ANY and
	actual alignment	20% 1/5	(20%) Comment	NONE	e. Ignoring Airr and
	🚊 of_words_size	100% 2/2	(100%)		
	Showing 12 items		CoverGroup	generated	
					🗹 Messages

- PSS functional coverage analysis
 - Select all the generated solutions from the solution pane (use the shift button)
 - Click on the coverage button to open the PSS coverage viewer (IMC)

Ľ	Solutions	x
0)

- Observe the coverage on the memory blocks
 - Select types->sml_data_s

Good Luck!

- Click on the cover group button
- What sizes of data will be exercise?

w NA PROV 30 回 2 . × Set Focus Expression Toggle Statem ent Cover Unset Hide Freeze Excl Group Focus non-focus Exclusion Analyze Focus Verification Hierarchy Overall Overall Assertion Name Average Grade Covered Status Grace Verification Metrics 7/8(8. A Types 7/8(8. 💵 sml data s 7/8 (8 Instances 0/0(n/a) n/a





Seminar Table of Content

- Introduction of PSS via the user-contributed usage example
 - DMA Allocation for peripherals + demo
 - Exhaustive exercise of power-states + demo
- PSS hands-on Exercise
- Introduction of other PSS use-cases
 - Multi-core/master data-cache and coherency
 - PSS UVM example
- PSS and Metric Driven Verification
- Summary





accellera

SYSTEMS INITIATIVE

PSS Support for Coherency and Low-power







SYSTEMS INITIATIVE

Productivity with **Built-in Content**

Requirements/opportunities:

- Much of the SoC logic is common
- Libraries can be built for many aspects to provide readability, reuse and out of the box-content
- Cadence PSS reusable action libraries



 User provides Excel configuration tables Coherency Library • Provides built-in flexible <u>content</u> for system verification • e.g coherency, DVM, and low-power scenarios



🗞 state transition

┢ fill state transition

♂ do in MOESI_state_operator

do_exclusive_in_MOESI_state

M dvm swipe

Out-of-the-box scenarios and building blocks co-developed with users to stress systems





Perspec Value for UVM Users

- Automating UVM virtual sequence logic
 - Smart, quality tests reduce manual effort while improving regression quality and thoroughness
 - Lightweight solution to complement and further leverage the existing UVM assets
- Systematic coverage and verification goals filling (coverage maximization)
 - Better aiming at the hard to achieve remaining coverage goals
 - Optimized solution with controlled repetitions
- Portability
 - Allows using the same scenarios on VIP and AVIP
 - Core-to-coreless reuse
 - Portable programming sequences (not part of PSS yet)
- Performance
 - Reduces the randomization time by legally mixing pre-generated traffic
- Simplified test creation via UML GUI







Seminar Table of Content

- Introduction of PSS via the user-contributed usage example
 - DMA Allocation for peripherals + demo
 - Exhaustive exercise of power-states + demo
- PSS hands-on Exercise
- Introduction of other PSS use-cases
 - Multi-core/master data-cache and coherency
 - PSS UVM example
- PSS and Metric Driven Verification
- Summary









Join our data driven verification tutorial or visit us at the Cadence booth



Seminar Table of Content

- Introduction of PSS via the user-contributed usage example
 - DMA Allocation for peripherals + demo
 - Exhaustive exercise of power-states + demo
- PSS hands-on Exercise
- Introduction of other PSS use-cases
 - Multi-core/master data-cache and coherency
 - PSS UVM example
- PSS and Metric Driven Verification
- Summary





Perspec Multi-Front-End Architecture Proven Support for PSS concepts since 2010





If Any of This Is Interesting ...

- We will be happy to asses the relevancy of PSS to your specific needs
 - Typically requires two hours of white-board discussion
- We have two more interesting demos at the Cadence booth
 - UVM automation and coverage maximization
 - Multi-core/master data-cache and coherency
- Talk to your Cadence local deployment team email us at pss info@cadence.com

