

SYSTEMS INITIATIVE[™]

Power-Aware Verification in Mixed-Signal Simulation

Atul Pandey¹, Mattias Welponer², Gregor Kowalczyk²

¹ Mentor Graphics (Deutschland) Gmbh, Munich, Germany

² Infineon Technologies Austria AG, Graz, Austria



Overview

- Power efficiency is key metric for mobile and industrial SoCs
- Active power management techniques are used to ensure low power consumption
- Power management architecture and

Power Aware MS verification

- Reuse digital PA verification flow
- Analog-UPF boundary is connected through appropriate boundary connect elements (interface elements), power-to-electrical (P2E) and electrical-to-power (E2P)

Power-Aware MS verification



- intent is captured in UPF format and verified by Power-Aware (PA) verification
- Mixed-signal(MS) SoCs have on-chip power generation and management units
- PA verification extended to Mixed-Signal verification to increase verification coverage
- Analog power supplies are in sync with the state of power in the UPF hierarchy.
- The logic signal boundary elements derive voltage information from the state of primary power and ground of the power domain to which the logic signal belong

MSPA verification for TPMS design

- MSPA verification is implemented for a Tire Pressure Measurement System (TPMS)
- The TPMS product has 9 power domains
- Has multiple operating modes and power states such as LF, LP/ULP, HP,PD and standby modes

TPMS Design description



Power network and state verification

- Analog-on-Top MS verification
 environment derived from previous MS
 verification flow is re-used.
- Tests during MSPA verification verified power modes and state transitions covering state retention, isolation, voltage level-shifting and power-on and power shutoff scenarios

- The power consumption ranges from few hundred nanoAmp in PD mode to many microAmps in HP mode
- OPF description used for power architecture definition of digital design

 SPICE netlist is used for custom power switches in power architecture to increase verification accuracy for few testscenarios.



Atul Pandey atul_pandey@mentor.com Mattias Welponer mattias.welponer@infineon.com Gregor Kowalczyk@infineon.com

 Power network and states of a TPMS design is verified in Mixed-Signal environment to verify robustness of the power distribution network and the power state transitions in concert with functional specs
 Accurate and fast verification of power distribution network (UPF) connected to analog voltage generation unit along with other analog and digital functional units

 Early design verification using UPF, RTL and SPICE netlist can be done without waiting for gate-level implementation

© Accellera Systems Initiative