




# AI Driven Verification

Curtis Tsai


Cadence Design Systems



# Introduction



# Verification Platform for Fastest Debug TAT



# What is Semantic Diff ?

- An advanced RTL design comparison tool that compares the two versions of RTL design and determines the Semantic Differences between them
- More sophisticated than text-based diff
  - **It ignores comments/blank spaces/newlines**
  - **It improves productivity as user can concentrate on files with maximum code changes**
- It reports the entities and other details of the RTL design with a specific rank where the Semantic Differences, user can concentrate on RTL where rank is higher which implies there are more Semantic Diff's

# Semantic Diff Flow

Identify and rank semantic changes between two RTL versions

- Ignore harmless changes | Rank “complexity” of genuine logic changes

```
module cg (d, clk);
input d, clk;
reg orig;
reg clone;
reg g_latch;
wire w = orig ^ d;
wire gclk = clk & g_latch;
```




```
module cg (d, clk);
input d, clk;
reg orig, clone, g_latch;
// Comments ...
wire w = orig ^ d;
wire gclk = clk & g_latch;

always @(clk or w)
if (clk) g_latch <= w;


always @(posedge gclk) clone <= d;

always @(posedge clone) orig <= d;

fd : assert property (
@(posedge clk) orig == clone
);
Endmodule
```




# WaveMiner flow





# WaveMiner Results

## Text Report



# WaveMiner Results Widget

New widget enables easy navigation on the results and provides high level information

Double-click on signal, will bring it to waveform widget

Signals are ranked in decreasing relevance order

Top Ranked Signals	Passing Waveform	Failing Waveform
tb.myFifo.rptr		
770ns	good_wave/ida_fifo.shm	bad_wave/ida_fifo.shm
790ns	good_wave/ida_fifo.shm	bad_wave/ida_fifo.shm
110ns	good_wave/ida_fifo.shm	bad_wave/ida_fifo.shm
tb.myFifo.DATAOUT		
790ns	good_wave/ida_fifo.shm	bad_wave/ida_fifo.shm
110ns	good_wave/ida_fifo.shm	bad_wave/ida_fifo.shm

Double-click on time point, will put the debug cursor at that time in debug's waveform widget



# WaveMiner - Visualization

The image displays two side-by-side screenshots of the WaveMiner tool interface, comparing a 'Passing Session' (left) and a 'Failing Session' (right). The tool shows a hierarchy of design elements, source code for a testbench, signal values, and a waveform viewer.

**Passing Session (Left):** Shows a testbench named 'fifo' with a signal 'rptr[2:0]' that is consistently 'h3'. The waveform shows a regular sequence of bits.

**Failing Session (Right):** Shows the same testbench but with a signal 'rptr[2:0]' that is 'h1' at a specific time point, indicating a failure. The waveform shows a deviation from the expected pattern.

**Annotations:**


- Back annotation to source code:** Red boxes highlight the source code line `rptr <- rptr + 3'd1;` in both sessions, with arrows pointing to the corresponding time points in the waveforms.
- Ranked simulation time point to debug:** Blue boxes highlight the time points in the waveforms where the signal values are 'h3' (passing) and 'h1' (failing).
- Top ranked signals:** Yellow boxes highlight the signal 'rptr[2:0]' in the waveform viewer for both sessions.

Now you have the two Debug sessions and signal is there, with markers for its time points. The recommendation is to do driver tracing at the time points suggested by WaveMiner



# AutoFocus flow

## Regression Data

Test\_case1  
Test\_case2  
....  
Test\_caseN



ID	Session Status	Name
(no filter)	(no filter)	(no filter)
1	completed	simple_tests.curtist.23_03_02_2
2	completed	simple_tests.curtist.23_03_03_C
3	completed	simple_tests.curtist.23_03_03_C



## AutoFocus

Coverage Grading

Snapshot Analysis

## Output (JSON format)

```
Test_case1, seed=32121134  
Test_case5, seed=23422324  
.....
```

## The output format includes

- Test case name
- The corresponding random seed



## Target

- Hit 90% of original regression coverage for modified modules


# AI for Regression Productivity

Machine Learning for coverage closure

# Trends in Hardware / Software Development



**ROI mindset:  
Bugs found  
per \$ per day**



**Verification  
Throughput**

# Verification Solution

*Find and fix the most bugs per \$ compute per day*

Smartest Apps

**Total Verification Management**  
Regression Manager – Debug Platform – VIP – System VIP – C code generator

Fastest Engines

Formal



Simulation



Virtual and Hybrid



Emulation



Prototyping



Most Choice of Compute

X86 or Arm<sup>®</sup> CPU

X86 or Arm CPU



X86 CPU

Custom Processor

FPGA


Verification Cloud

# Where Does Machine Learning Fit in a Typical MDV Timeline






# The Machine Learning Flow



Machine Learning analyzes patterns hidden in verification regression results



# Original Regression


- 50 tests, 100 seeds per test (5,000 runs)

## Random control

```
class cfg_c extends uvm_sequence_item;
  rand focus_e focus;
  rand [2:0] rank;
  ...
endclass

function void test::setup();
  cfg_c cfg = get_config();
  cfg.randomize();
  set_config_info(cfg);
endfunction
```

## Original Regression Coverage model




# Generated Regression

- 30 tests, 1,500 runs

Generate new regression runs

## ML Constraints

## ML Regression Coverage model



Some bins not regained



Some bins newly hit

# Xcelium Machine Learning App

## Use Cases

Can be used early in design process to find bugs:


- Before even user has started to put coverage
- Target failure signatures rather than coverage
- Recent example: 17 rare signatures. Found **12** more.



Bug Hunting – Find bugs early

Augment Original regression with ML generated regression

Extend to Cousin Bug Hunting





Requires a modified form of Reinforcement Learning:

- Target unhit cross bins: cover (A x B)
- Target unhit bins using structural and statistical correlation
- Create new streams by stitching sequences

to Coverage Maximization



to hit coverage holes

# Results – Faster Regression and Matching Coverage




# Using ML for Bug Hunting

- Augment full regression with ML-generated runs
  - The ML-generated regression will create a higher percentage of more rare scenarios
  - The bug rate of the ML runs (unique signature / cpuH) will typically be higher than the full regression
  - Use in conjunction with the full regression until the full regression no longer finds new bug signatures



# Coverage Closure With Iterative Learning



- Orange is the baseline is regression runs without ML
- Green trains a model after 4 iterations of orange and then continues
- Red does iterative learning after 4 more iterations



2023  
DESIGN AND VERIFICATION™  
**DVCON**  
CONFERENCE AND EXHIBITION  
**TAIWAN**

