2023 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION TAIWAN

AI Driven Verification

Curtis Tsai
Cadence Design Systems

cadence®

accellera SYSTEMS INITIATIVE

Introduction



Verification Platform for Fastest Debug TAT



What is Semantic Diff ?

- An advanced RTL design comparison tool that compares the two versions of RTL design and determines the Semantic Differences between them

- More sophisticated than text-based diff
  - **It ignores comments/blank spaces/newlines**
  - **It improves productivity as user can concentrate on files with maximum code changes**

- It reports the entities and other details of the RTL design with a specific rank where the Semantic Differences, user can concentrate on RTL where rank is higher which implies there are more Semantic Diff's

Semantic Diff Flow

Identify and rank semantic changes between two RTL versions

- Ignore harmless changes | Rank “complexity” of genuine logic changes

```
module cg (d, clk);
 input d, clk;
 reg orig;
 reg clone;
 reg g_latch;
 wire w = orig ^ d;
 wire gclk = clk & g_latch;

 always @(clk or w)
    if (~clk) g_latch <= w;

 always @(posedge gclk)  clone <= d;

 always @(posedge clone) orig <= d;

 fd : assert property (
      @(posedge clk) orig == clone
 );
Endmodule
```

?

```
module cg (d, clk);
 input d, clk;
 reg orig, clone, g_latch;

 // Comments …
 wire w = orig ^ d;
 wire gclk = clk & g_latch;

 always @(clk or w)
    if (clk) g_latch <= w;

 always @(posedge gclk)
      clone <= d;

 always @(posedge clone)
      orig <= d;

 fd : assert property (
      @(posedge clk) orig == clone
 );
endmodule
```



WaveMiner flow



WaveMiner Results

Text Report



WaveMiner Results Widget

New widget enables easy navigation on the results and provides high level information

Double-click on signal, will bring it to waveform widget

Signals are ranked in decreasing relevance order



Double-click on time point, will put the debug cursor at that time in debug's waveform widget

WaveMiner - Visualization



Now you have the two Debug sessions and signal is there, with markers for its time points. The recommendation is to do driver tracing at the time points suggested by WaveMiner

AutoFocus flow

Regression Data

Test_case1
Test_case2
....
Test_caseN



New Snapshot

Old Snapshot

AutoFocus

Coverage Grading

Snapshot Analysis

Output (JSON format)

Test_case1, seed=32121134

Test_case5, seed=23422324

.....

The output format includes

- Test case name
- The corresponding random seed

Target

- Hit 90% of original regression coverage for modified modules

AI for Regression Productivity

Machine Learning for coverage closure

Trends in Hardware / Software Development



ROI mindset: Bugs found per $ per day

Verification Throughput

Verification Solution

Find and fix the most bugs per $ compute per day

Smartest Apps

Total Verification Management
Regression Manager – Debug Platform – VIP – System VIP – C code generator

Fastest Engines

Formal	Simulation	Virtual and Hybrid	Emulation	Prototyping
				

Most Choice of Compute

X86 or Arm® CPU	X86 or Arm CPU	X86 CPU	Custom Processor	FPGA

Verification Cloud

Where Does Machine Learning Fit in a Typical MDV Timeline

Environment development

- Develop / Reuse components
- Create tests
- Add functional coverage model

RTL Verification / bugfix cycle

- Developer check in tests
- Nightly runs on code changes
- Weekly complete regressions
- Ends when bug rate hits a suitably low threshold

Bug hunting

- Add additional corner case scenarios
- Fill up available resources with randomized runs
- Typically budgeted for a specific amount of time and given specific resources

Coverage closure

- Regress continuously until convergence
- Analyze gap to 100%
- Refine and create directed testcases
- Ends with 100% coverage achieved or “close enough”, i.e. at schedule deadline



The Machine Learning Flow





Original Regression

- 50 tests, 100 seeds per test (5,000 runs)

Random control

```
class cfg_c extends uvm_sequence_item;
  rand focus_e focus;
  rand [2:0] rank;
  ...
endclass
```

```
function void test::setup();
  cfg_c cfg = get_config();
  cfg.randomize();
  set_config_info(cfg);
endfunction
```

Original Regression Coverage model



Generate new regression runs

Generated Regression

30 tests, 1,500 runs

Some bins not regained

ML Regression Coverage model



Some bins newly hit

Xcelium Machine Learning App
Use Cases

Can be used early in design process to find bugs:
- Before even user has started to put coverage
- Target failure signatures rather than coverage
- Recent example: 17 rare signatures. Found **12** more.



Bug Hunting – Find bugs early

Augment Original regression with ML generated regression

Extend to Cousin Bug Hunting



Regression Compression - Same coverage in less time

Replace Original regression with ML generated regression



to Coverage Maximization

to hit coverage holes

Requires a modified form of Reinforcement Learning:
- Target unhit cross bins: cover (A x B)
- Target unhit bins using structural and statistical correlation
- Create new streams by stitching sequences

Results – Faster Regression and Matching Coverage





Using ML for Bug Hunting

- Augment full regression with ML-generated runs
  - The ML-generated regression will create a higher percentage of more rare scenarios
  - The bug rate of the ML runs (unique signature / cpuH) will typically be higher than the full regression
  - Use in conjunction with the full regression until the full regression no longer finds new bug signatures





Coverage Closure With Iterative Learning



- Orange is the baseline is regression runs without ML
- Green trains a model after 4 iterations of orange and then continues
- Red does iterative learning after 4 more iterations

2023
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
TAIWAN

accellera
SYSTEMS INITIATIVE