

February 28 – March 1, 2012

## OVM & UVM Techniques for On-the-fly Reset

By

Muralidhara Ramalingaiah Design Engineer Staff Sr.

Boobalan Anantharaman

Design Engineer Sr.

**Cypress Semiconductors** 






## **Agenda**

- On-The-Fly Reset
- What should happen?
- OVM Reset Techniques
- Issues with OVM Reset Techniques
- Solutions for OVM Reset Technique Issues
- UVM Reset Techniques
- OVM to UVM migration Tips for reset
- Conclusion



## **On-The-Fly Reset**

 When the DUT is reset during normal operation, the testbench must act accordingly and must not behave abnormally or give ambiguous results.



- Hard Reset
  - Reset through External Reset I/O
- Soft Reset
  - Reset through Firmware
     Register Write




## What should happen?

- Following things should happen in Test bench
  - Scoreboard variables should get reset
  - Monitor should recognize it and qualify the transactions
  - Coverage update logic should not trigger any transition coverage except reset coverage
  - Driver should recognize it and stop transaction at right time
  - Data Checkers should delete the transactions which are collected in FIFOs or QUEUEs
  - Protocol Checkers should recognize On-the-fly reset



## **OVM Reset Techniques**



- Scoreboard variables get reset by Reset Monitor event(s)
- Interface OVCs/Agents works independent of reset monitor event(s)

### **RESET** monitor

```
//reset event creation
  oep = oep.get_global_pool();
  is_reset = oep.get("RESET_EVENT");
  //reset event creation

run() begin
  forever begin
    @(negedge
rstagent_if_monitor.reset)
    is_reset.trigger();
  end
end
```

### **Scoreboard**


```
run() begin
   ovm_event_pool oep;
   ovm_event is_reset;
   oep = oep.get_global_pool();
   is_reset = oep.get("RESET_EVENT");
   forever
   begin //{
        is_reset.wait_trigger();
        register_map.reset();
   end //}
end
```



## **Issues with OVM Reset Techniques**

- Issue 1
  - Drivers don't recognize the on-the-fly reset in between transactions
- Issue 2
  - Irrespective of the on-the-fly reset, monitor will send data to scoreboard/coverage
- Issue 3
  - During on-the-fly reset, it is difficult control the sequencers of the sub-sequences from the virtual\_sequence





- Issue 1
  - Drivers don't recognize the on-the-fly reset in between transactions

```
task run();
  fork
    get_and_drive();
    reset_signals();
  join_none
```




#### **Drive Task**

```
task get and drive();
 @(wait for reset to finish);
 ovm_report_info(get_type_name(), "RESET DISABLE");
 forever begin
    seq_item_port.get_next_item(req); //or
try_next_item
    $cast(rsp, req.clone());
    rsp.set_id_info(req);
   //If try next item then need to qualify is the item is
there??
    drive_transfer(rsp);
    // Advance clock
    @(posedge intf.cb);
    send idle(rsp);
    seq_item_port.item_done(rsp);
 end
endtask: get and drive
```

#### Reset Task

```
task reset_signals();
ovm_report_info(get_type_name(), "reset_signals ...");
// USER: Add implementation
forever begin
    @(wait for reset);
    ovm_report_info(get_type_name(), "reset_happened ...",OVM_LOW);
    //Reset value of DAT_out
    intf.TB.cb.DAT_out <= 'b1;
    intf.clk_en = 'b0;
end
endtask : reset_signals</pre>
```





### Issue 2


 Irrespective of the on-the-fly reset, monitor will send data to scoreboard/coverage

### **Monitor**

```
//FOR Interface OVC MONITOR
task run();
fork
monitor_transactions();
//Reset Phase is Required to check
reset_trascations(); //Reset
join_none
endtask // run
```



#### Virtual sequence



### Issue 3

 During on-the-fly reset, it is difficult control the sequencers of the subsequences from the virtual\_sequence



- Solution 1
  - Agent with qualified clock approach
  - Qualified data from monitor to Scoreboard/Coverage
- Solution 2
  - Stopping the sequencer from the sequence
- Solution 3
  - State Machine approach



- Solution 1
  - Agent with qualified clock approach along with stopping the driver
  - Qualified data from monitor to Scoreboard/Coverage

```
IF block

assign qclk = (sig_reset==1) ? clk:0;

// Actual Signals

// USER: Add interface signals

clocking cb @(posedge qclk);
```


### **DRIVER**

```
task run();
  fork
  //Variable or event to say reset is there
    reset_t = RESET_DE;
    get_and_drive();
    reset_signals();
    join_none
```




```
Drive Task
task get_and_drive();
  //wait for the RESET event to complete to negedge of reset
  @(reset)
   reset t = RESET DE; //disable event or varibale
 fork
  forever begin
    seq_item_port.get_next_item(req);
     ovm_report_info(get_type_name(), "sequencer got next itemM");
     drive transfer(rsp);//Works on qualified clock
     @(posedge intf.clk);//normal clock
    seq_item_port.item_done(rsp);
 end
 begin
  //Block to suspend the driver and say end of transfer(solution)
  forever begin
    if(reset_t==RESET_EN)begin
     ovm report info(get type name(), "FLY ON RESET");
      this.end_tr(rsp);
      reset t = RESET DE:
     //drive transfer.kill();//Never use this will make to hang
     drive transfer.suspend();//Yes but still it will send data after reset
    end
     @(posedge intf.clk);
  end//forever
 end
 join_none
endtask: get_and_drive
```





### **Monitor**

```
task run();
fork
monitor_transactions();
reset_trascations();//To reset
all monitor variables
join_none
endtask // run
```






```
Monitor Task
task monitor_transactions(); begin
 //wait for the RESET event to complete to negedge of reset
  @(Reset event);//From negative to positive
 forever begin
      trans_collected = new();
      @(posedge intf.cb); //ensure that wont send any data when there is no clock
      collect transfer();
      data trans();
  end
   if (checks enable) // Check transaction
               perform transfer checks();
   if (coverage enable) // Update coverage
               perform transfer coverage();
   // Publish to subscribers
   item_collected_port.write(trans_collected);
  end
endtask // monitor transactions
task collect_transfer();
 void'(this.begin_tr(trans_collected));
  trans collected.trans kind = WRITE;
 //DATA1
  @(posedge intf.cb);//qualified clock
 data.push back(intf.TB.cb.DAT out);
 forever begin
  @(posedge intf.cb);//qualified clock
  end
end task
```



- Solution 1
  - Waveform: No data transfer during the reset from agent, by ensuring that no clock in the driver block; but reset driving logic works fine
  - Limitation: During reset, driver wont drive anything. But if the driver has some wait like @posedge of some signals, then driver will run that signals again before suspending the driver task which leads to malfunction of driver/monitor and AP





### **Sequence/Test Case**

```
begin
 fork
  begin
   int agent seq.start(int agent sequencer);
  end
  begin
    wait(flyonreset);
  fork
   begin
    reset_seq.start(reset_agent_sequencer);
    stop int_agent_sequencer;
   end
  begin
  end
 join
end
ioin
```

### Solution 2

- Stopping the sequencer from the sequence
- Limitation: Verification
   Engineer should know
   when to stop the
   sequencer from the test
   case




### **Driver**

```
task run():
 fork
    get_and_drive();
 join none
task get and drive();
  //wait for the RESET event to complete to
negedge of reset
 @(reset)
  forever begin
    seg item port.get next item(reg);
     ovm_report_info(get_type_name(), "sequencer
got next itemM");
    drive transfer(rsp);//Works on qualified clock
     @(posedge intf.cb);//normal clock
    seq_item_port.item_done(rsp);
 end
endtask: get and drive
```

### Solution 3


- State Machine approach
- Benefit: Makes life easy with additional logic(end transaction logic), very accurate comparing to all above methods, Highly advisable to use this in OVM
- Limitation: Driver and Monitor code is bound on reset for every clock cycle. Complex Driver code





```
Driver
//STATE MACHINE
task drive transfer()
begin
STATE =IDLE:
while(END==TRUE) begin
case(STATE)
   RESET: begin
           ovm report info(get type name(), "RESET STATE BYE BYE");
           //STOPPING TEST CASE
            END = FALSE:
           end
   IDLE: begin //default values
            If(if.reset) STATE= RESET;
          else begin //put next logic
           STATE = IRDA DRIVE:
          end
   IRDA DRIVE: begin
        for( number of data) begin
            If(if.reset) STATE= RESET;
          else begin //put next logic
           STATE = IRDA DRIVE:
          end
        end //End of test
       END = FALSE:
   end
  endcase
@(posedge intf.cb);//normal clock
end
endtask
```





COLLECT PHASE IN MONITOR WILL HAVE PACKET WITH RESET INFORMATION

### **Monitor**

task run();
fork
monitor\_transactions();
reset\_trascations();//To reset all
monitor variables
join\_none
endtask // run



## Solutions for OVM Reset Technique

**Issues Contd...** 

### **Monitor Tasks**

```
task monitor transactions():
 //wait for the RESET event to complete to negedge
of reset
  @(Reset event);//From negative to positive
 forever begin
      trans collected = new();
     @(posedge intf.cb);
      collect_transfer();
      data_trans();
   end
   // Check transaction
   if (checks enable)
               perform_transfer_checks();
   // Update coverage
   if (coverage enable)
               perform_transfer_coverage();
  // Publish to subscribers
   item collected port.write(trans collected);
 end
endtask // monitor transactions
```

```
task collect transfer();
  void'(this.begin tr(trans collected));
  case(STATE) //State machine to collect data
     RESET: begin //default values
             if(if.reset)begin
                STATE= RESET:
                trans collected.state=Reset:
                trans collected.data=0;
             end
             else begin //put next logic
                STATE = IRDA COLLECT;
                trans_collected.state=STATE;
                trans collected.data=0;
             end
            end
     IRDA COLLECT: begin
             for(if.data.valid==1) begin
                if(if.reset) begin
                   STATE= RESET:
                   trans collected.state=Reset
                   trans collected.data=0:
                end
                else begin //put next logic
                   STATE = IRDA COLLECT:
                   trans collected.data=if.data;
                 end
             end
   endcase
   @(posedge intf.cb);//wait for one normal clk cycle
//During reset, Transaction will have reset
//information and default values
endtask
```



## **UVM Reset Techniques**

uvm\_pre\_reset\_phase

uvm\_reset\_phase

uvm\_post\_reset\_phase

uvm\_pre\_configure\_phase

uvm\_configure\_phase

uvm\_post\_configure\_phase

uvm\_pre\_main\_phase

uvm\_main\_phase

uvm\_post\_main\_phase

uvm\_pre\_shutdown\_phase

uvm\_shutdown\_phase

uvm\_post\_shutdown\_phase

### UVM Run-time Phases

- The run-time schedule is the pre-defined phase schedule which runs concurrently to the uvm\_run\_phase global run phase
- The run-time phases are executed in specific order



## **Pre Reset Phase**

- Typical Uses
  - Wait for power good
  - Components connected to Virtual interfaces should initialize their o/p to X's or Z's
  - Initialize the clock signals to a valid value
  - Assign reset signals to X (power-on reset)
  - Wait for reset signal to be asserted if not driven by the Verification environment



## **Reset Phase**

- Typical Uses
  - Assert reset signals
  - Components connected to Virtual interfaces should drive their o/p to their specified reset or idle value
  - Components and environments should initialize their state variables
  - Clock generators start generating active edges
  - De-assert the reset signal(s) just before exit
  - Wait for reset signal(s) to be de-asserted




## **Post Reset Phase**

- Typical Uses
  - Components should start behavior appropriate for reset being inactive.
    - For example, components may start to transmit idle transactions



## **UVM Reset Techniques**

- UVM Reset\_phase
  - Diagram showing how reset\_phase propagates from Test or ENV





## **UVM Reset Techniques Contd...**

### **Agent**

#### **Monitor**

```
task reset_phase(uvm_phase phase);
    phase.raise_objection(this, "Resetting driver");
    reset_and_suspend();
    phase.drop_objection(this);
endtask

virtual task reset_and_suspend();

//Clean all local variables
    end
endtask

virtual protected task run_phase(uvm_phase phase);
    forever begin
    //Call all methods to collect coverage
end
```



## **UVM Reset Techniques Contd...**

#### **Driver**

```
task reset_phase(uvm_phase phase);
    phase.raise_objection(this, "Resetting driver");
    reset_and_suspend();
    phase.drop_objection(this);
endtask

virtual task reset_and_suspend();
//Drive default values on to the interface
Endtask
```

```
//This will be called from RUN PHASE
task get and drive();
  //wait for the RESET event to complete to negedge of reset
//Wait for reset and suspend
  reset and suspend();
  forever begin
    seq_item_port.get_next_item(req);
    drive_transfer(rsp);//Works on qualified clock
     @(posedge intf.cb);//normal clock
    seq_item_port.item_done(rsp);
  end
endtask: get and drive
virtual protected task run phase(uvm phase phase);
   forever begin
  //Call all methods to start
   get_and_drive();
end
```

 Control Reset phase from test case or ENV or Reset Monitor(like below):

```
task main_phase(uvm_phase phase);
`uvm_info("TEST", "Jumping back to reset phase", UVM_NONE);
phase.jump(uvm_reset_phase::get())
```



## **Benefits and Limitation**

- Benefits in UVM
  - All components can be controlled from Env/Test
  - Reset\_phase of each component is in sync
- Limitation in UVM
  - Driver will still process the last received item
- How to overcome above limitation?
  - State machine approach again



# **OVM to UVM migration – Tips for reset**

- Ensure that all the reset logic which is implemented in OVM should move to reset phase in UVM
- Ensure to move Reset triggering logic in all the places like monitors/drivers to Test or Env in UVM
- Control reset phases of each components from the Env or Test



## Conclusion

- State Machine approach is a better one to follow in OVM Test benches comparing to other approaches
- UVM has the Reset\_Phase with which reset logic of all the components can be controlled from Test or Env. To avoid the Driver limitation specified, State Machine approach should be followed in UVM Test benches



## **Questions?**