



DESIGN & VERIFICATION  
**DV CON**  
2014  
CONFERENCE & EXHIBITION

**Mentor Graphics®**

## Of Camels and Committees:

Standardization Should Enable Innovation,  
Not Strangle It



Tom Fitzpatrick  
Verification Evangelist, Mentor Graphics

Dave Rich  
Verification Architect, Mentor Graphics

DESIGN & VERIFICATION  
**DV CON**  
2014  
CONFERENCE & EXHIBITION

## The First Commandment For Effective Standards



**The Ten Commandments  
for  
Effective Standards**

Practical Insights for  
Creating Technical Standards

Karen Bartleson  
Cartoons by Rick Jamison

“Cooperate on Standards  
Compete on Products”

- Karen Bartleson

TF, Of Camels and Committees, DVCon 2014 2

DESIGN & VERIFICATION  
**DV CON**  
 2014  
 CONFERENCE & EXHIBITION

## Standards Not Always Efficient

+
=

TF, Of Camels and Committees, DVCon 2014 3

DESIGN & VERIFICATION  
**DV CON**  
 2014  
 CONFERENCE & EXHIBITION


## Another Perspective

“Only by providing something almost universally agreed to be **genuinely** useful can we make progress. *A standard committee is no place for single-issue fanatics.*”

- Bjarne Stroustrup  
Developer of C++


Stroustrup, Bjarne, and Wong, William, "Interview: Bjarne Stroustrup Discusses C++," <http://electronicdesign.com/dev-tools/interview-bjarne-stroustrup-discusses-c>

TF, Of Camels and Committees, DVCon 2014 4



DESIGN & VERIFICATION  
CONFERENCE & EXHIBITION

# Standardization Can Remove Choice



**IEEE**

**IEEE Standard for Verilog®  
Hardware Description Language**

IEEE Computer Society  
Sponsored by the  
Design Automation Standards Committee

1364™

IEEE Std 1364™-2005  
(Revision of IEEE Std 1364-2001)  
7 April 2005

IEEE  
Std 1364-2005

HARDWARE DESCRIPTION LANGUAGE

**17.3.3 Algorithm for probabilistic distribution functions**

§17.3.3.1 shows the Verilog probabilistic distribution functions listed with their corresponding C functions.

Table 17-47—Verilog to C function cross-mapping

Verilog function	C function
\$dist_uniform	rd_dist_uniform
\$dist_normal	rd_dist_normal
\$dist_exponential	rd_dist_exponential
\$dist_poisson	rd_dist_poisson
\$dist_chi_square	rd_dist_chi_square
\$dist_t	rd_dist_t
\$dist_erlang	rd_dist_erlang
\$rand	rd_dist_uniform (seed, LO32, 32N, LO32, MAX)

The algorithm for these functions is defined by the following C code:

```


//
// Algorithm for probabilistic distribution functions.
// IEEE Std 1364-2005 Verilog Hardware Description Language (IEEE)
//
#include <limits.h>

static double uniform(long *seed, long start, long end);
static double normal(long *seed, long mean, long deviation);
static double exponential(long *seed, long mean);
static long poisson(long *seed, long mean);
static double chi_square(long *seed, long deg_of_freedom);
static double t(long *seed, long deg_of_freedom);
static double erlang(long *seed, long k, long mean);

long rd_dist_chi_square(long *seed, int k);
long rd_dist_t(long *seed, int k);
double r;
long l;
r=(double)rand();
l=(long)(1+r/2);
l=(long)(l+r/2);
    
```


























Copyright © 2005 IEEE. All rights reserved. 313

TF, Of Camels and Committees, DVCon 2014 5




DESIGN & VERIFICATION  
CONFERENCE & EXHIBITION

# Solver Innovation: Einstein Puzzle

Nationality					
House Color					
Pet					
Drink					
Sport					

TF, Of Camels and Committees, DVCon 2014 6



DESIGN & VERIFICATION  
**DV CON**  
2014  
CONFERENCE & EXHIBITION

## Multiple Sources = Bloat


- Why have two ways to do the same thing?
  - Worse: *almost* the same thing
 

<code>always @*</code>	<code>always_comb</code>
<code>C = A &amp; B;</code>	<code>C = A &amp; B;</code>
- Verilog 1364-2001
- SUPERLOG
- Evaluated when RHS changes
- Evaluated when RHS changes **and at time 0**
- Use this one

- Once something is in a standard, it's almost impossible to remove it

TF, Of Camels and Committees, DVCon 2014

7





DESIGN & VERIFICATION  
**DV CON**  
2014  
CONFERENCE & EXHIBITION


## More SystemVerilog Bloat

- **program** blocks left over from Vera
  - Starts executing at time 0
  - Simulation terminates when last `program` exits
    - Not needed for UVM
  - Defined new timing semantics to avoid test/design race conditions
    - Mimics semantics of PLI application
  - Still subject to races in the testbench
- **clocking** block handles test/design races
  - Doesn't affect timing/semantics of testbench

TF, Of Camels and Committees, DVCon 2014

8






## User Feedback is Critical

- New code should benefit users
  - Phasing still doesn't work
  - "Top Priority"
  - Don't repeat mistakes
- UVM1.2 introduces 13 backward-incompatible changes
  - Considerable performance degradation
  - No extended user feedback period

	Classes	Files	Lines
<b>UVM1.0-p1</b>	288	125	65534
<b>UVM1.1</b>	311	131	66660
<b>UVM1.1a</b>	322	135	67307
<b>UVM1.1b</b>	317	134	67724
<b>UVM1.1c</b>	317	135	67969
<b>UVM1.1d</b>	316	133	67965
<b>UVM1.2</b>	350	144	75445



DESIGN & VERIFICATION  
**DV CON**  
2014  
CONFERENCE & EXHIBITION

# Troublesome New UVM Features: UVM Messaging

### 1.1d

**Report Macros**

This set of macros provides wrappers around the `uvm_report_*` Reporting functions.

**MACROS**

- `*uvm_info`
- `*uvm_warning`
- `*uvm_error`
- `*uvm_fatal`
- `*uvm_info_context`
- `*uvm_warning_context`
- `*uvm_error_context`
- `*uvm_fatal_context`

- 20 new macros added
- Add multiple fields to a message
- Different actions per field*
- 20% performance penalty
  - Just to process existing messages
  - without using new features

### 1.2

**MESSAGE TRACE MACROS**


- `*uvm_info_begin`  
`*uvm_info_end`      This macro pair provides the ability to add elements to messages.
- `*uvm_warning_begin`  
`*uvm_warning_end`      This macro pair operates identically to `*uvm_info_begin/ *uvm_info_end` with exception that the message severity is `UVM_WARNING` and has no verbosity threshold.
- `*uvm_error_begin`  
`*uvm_error_end`      This macro pair operates identically to `*uvm_info_begin/ *uvm_info_end` with exception that the message severity is `UVM_ERROR` and has no verbosity threshold.
- `*uvm_fatal_begin`  
`*uvm_fatal_end`      This macro pair operates identically to `*uvm_info_begin/ *uvm_info_end` with exception that the message severity is `UVM_FATAL` and has no verbosity threshold.
- `*uvm_info_context_begin`  
`*uvm_info_context_end`
- `*uvm_warning_context_begin`  
`*uvm_warning_context_end`
- `*uvm_error_context_begin`  
`*uvm_error_context_end`
- `*uvm_fatal_context_begin`  
`*uvm_fatal_context_end`

**MESSAGE ELEMENT MACROS**

- `*uvm_message_add_tag`
- `*uvm_message_add_int`
- `*uvm_message_add_string`
- `*uvm_message_add_object`

These macros allow the user to provide elements that are associated with `uvm_report_messages`.

TF, Of Camels and Committees, DVCon 2014
13



DESIGN & VERIFICATION  
**DV CON**  
2014  
CONFERENCE & EXHIBITION

# Troublesome New UVM Features: UVM Transaction Recording

### 1.1d

**RECORDING MACROS**

The recording macros assist users who implement the `uvm_object::do_record` method.

- `*uvm_record_attribute`      Vendor-independent macro to hide vendor-specific interface for recording attributes (fields) to a transaction database.
- `*uvm_record_field`      Macro for recording name-value pairs into a transaction recording database.

### 1.2


**RECORDING MACROS**

The recording macros assist users who implement the `uvm_object::do_record` method.

- `*uvm_record_attribute`      Vendor-independent macro to hide tool-specific interface for recording attributes (fields) to a transaction database.
- `*uvm_record_int`
- `*uvm_record_string`
- `*uvm_record_time`
- `*uvm_record_real`
- `*uvm_record_field`      Macro for recording arbitrary name-value pairs into a transaction recording database.


- Text-based reporting in the standard
  - Replaced by vendor-specific implementation for tools
- NOT** Backward Compatible
  - Requires additional work by vendors to support 1.1d and 1.2
- 65% performance penalty in 1.2 vs. 1.1d**
  - Recording overhead 76% in 1.1d
  - Recording overhead **126%** in 1.2

TF, Of Camels and Committees, DVCon 2014
14




DESIGN & VERIFICATION  
**DV CON**  
2014  
CONFERENCE & EXHIBITION

## Aim at the Right Target




- Verification has clearly moved beyond block-level
  - Multi-core
  - Complex interconnect
- Constrained-random sequences don't cut it anymore
  - Impossible to write constraint equations for cache coherency
- Need higher level of abstraction



The diagrams show a multi-core system with Cortex-A15 and Cortex-A7 cores, L2 caches, and a CCI-400 interconnect. It also details processor interrupt virtualization and heterogeneous processors like CPU, GPU, DSP, and accelerators.


TF, Of Camels and Committees, DVCon 2014
15



DESIGN & VERIFICATION  
**DV CON**  
2014  
CONFERENCE & EXHIBITION

## Real Reuse Requires Abstraction

- Begin with the End in Mind
- UVM ideally suited for structural reuse
  - Factory, config, build\_phase(), connect\_phase()
- Stimulus reuse requires abstract specification
  - Retargetable to UVM sequences and software



The diagram illustrates the UVM architecture where a Master Agent interacts with a Block (containing Slave If and API) and a FuncCov component. An Extern Agent /VIP also interacts with the Block. A stimulus tree is shown on the left.

TF, Of Camels and Committees, DVCon 2014
16



DESIGN & VERIFICATION  
**DV CON**  
**2014**  
 CONFERENCE & EXHIBITION

## Real Reuse Requires Abstraction

- Begin with the End in Mind
- UVM ideally suited for structural reuse
  - Factory, config, build\_phase(), connect\_phase()
- Stimulus reuse requires abstract specification
  - Retargetable to UVM sequences and software

TF, Of Camels and Committees, DVCon 2014 17

DESIGN & VERIFICATION  
**DV CON**  
**2014**  
 CONFERENCE & EXHIBITION

## The Problem Has Changed

- System-level verification requires more than UVM
  - Software execution coordinated with external stimuli
  - Constrained-random isn't enough anymore
- UVM 1.1d is a structural innovation platform
  - Flexibility to specify the environment
  - Allow innovative technology to drive verification
- UVM 1.2 is not necessary
  - Certainly not without extended user feedback period

TF, Of Camels and Committees, DVCon 2014 18

DESIGN & VERIFICATION  
**DV** CON  
2014  
CONFERENCE & EXHIBITION


# The Answer is NOT:



TF, Of Camels and Committees, DVCon 2014 19

DESIGN & VERIFICATION  
**DV** CON  
2014  
CONFERENCE & EXHIBITION

# Thank You



TF, Of Camels and Committees, DVCon 2014 20