NVVM: A Netlist-based Verilog Verification Methodology for Mixed-Signal Design

Jiping Qiu, Kurt Schwartz Texas Instruments, MCU NVM Group







Agenda

- Why is verifying mixed-signal IP a great challenge?
- NVVM compares to traditional methods?
- Examples of NVVM
- Limitations





The Complexity of Mixed-Signal Design is Growing Rapidly.



- # of transistors increase
- More complex blocks
- Contain digital control logic

 FastSPICE + Blackbox is still commonly used.









DESIGN AND VERIEIC

NVVM Flow



SYSTEMS INITIATIVE

NVVM strikes a balance among speed, accuracy and modeling efforts.





© Accellera Systems Initiative

DESIGN AND

Example of NVVM



Spectre Netlist:

MP1 (VDDH OUTB OUT VDDH VSS) PCH_3P3V_ESF3 wFinger=0.6 I=0.4 MP2 (VDDH OUT OUTB VDDH VSS) PCH_3P3V_ESF3 wFinger=0.6 I=0.4 MN2 (GND net49 INB GND) NCH_1P2V wFinger=1 I=0.07 MN1 (GND net53 IN GND) NCH_1P2V wFinger=1 I=0.07 INV1 (IN VDDL VDDL GND INB) INV_F1 MNA (GND OUTB VBias net53) NCH_3P3V_ESF3 wFinger=1 I=0.4 MNB (GND OUT VBias net49) NCH_3P3V_ESF3 wFinger=1 I=0.4



© Accellera Systems Initiative



Example of NVVM - 2



Verilog Netlist:

PCH_3P3V_ESF3 MP1 (.D(OUTB), .B(VDDH), .G(OUT), .S(VDDH)); PCH_3P3V_ESF3 MP2 (.D(OUT), .B(VDDH), .G(OUTB), .S(VDDH)); NCH_1P2V MN2 (.D(net49), .B(GND), .G(INB), .S(GND)); NCH_1P2V MN1 (.D(net53), .B(GND), .G(IN), .S(GND)); INV_F1 INV1 (.Y(INB), .A(IN)); NCH_3P3V_ESF3 MNA (.S(net53), .G(VBias), .B(GND), .D(OUTB)); NCH_3P3V_ESF3 MNB (.S(net49), .G(VBias), .B(GND), .D(OUT));



© Accellera Systems Initiative



Example of NVVM - 3





Limitations

ls

- Node-accurate structural model
- As fast as a black box
- Supports assertions and coverage analysis
- A powerful tool for designers

XX out of 295 tests failed.



ls not

- The input and output signal can only be 0/1/x/z
- Not suitable for small complex analog blocks



Questions



