

Novel Approaches for C vs. RTL Formal Verification of Vertex Attribute Address Generator Unit

Nianchen Wu, Christopher Starr, Xiushan Feng Samsung Austin R&D Center (SARC)







Outline

Background

o Design introduction

o Selection of verification method and tool

o Verification challenges

Create a multi-cycle execution C model

• Verify the design through control flow graph (CFG)

o Partition the state space into state transitions paths

o Verify the transition paths with symbolic trajectory evaluation (STE) method


• Verification result, analysis and conclusion





Introduction of VAAG

- Vertex attribute address generation
 - Generates vertex addresses for fetching vertex attributes
 - o Two address calculation unit (ACAL)
 o One address coalescing unit (CLSC)
- Address coalescing
 - Merge multiple addresses that have the same most significant bits (MSB)








Verification Method and Tool Selection

- Complex arithmetic data paths cause huge state space inside VAAG
 - o Formal property verification (FPV):
 - Hard to cover all state spaces, complicated constraints, hard to converge
 - C vs. RTL formal verification (C2RTL): Exhaustively cover all possible cases, shorter test bench development time
- Tool: Synopsys Hector
 - Verify RTL based on C model in cycle accuracy








C2RTL Verification Challenges

- We've fully verified ACAL, but faced big challenge on verifying CLSC
- Lots of features in attribute addresses

 Coalescing latency varies with different features of the attribute address Example
- Huge mismatch between C model and RTL implementation

o Delays, implementation algorithms...

o Hard to prove output equivalence directly







Create a Multi-Cycle Execution C Model

- Split the original problem into pipeline stages
- "Unroll": The modified C model only needs to generate result for the current cycle
- "Mapping": The result (prime output) of cycle (n-1) will be mapped to the prime input of cycle n


```
// Modified C Model
                                                               (a*b)(0)
                                                                                    (a*b)(1)
  int a = 0, b = 3, c;
                                                 a(0)
  c = a * b;
                                                                        a(1)
                                                          MUL
                                                                                              a(2) ...
                                                                               MUL
                                                 b(0)
     Time-Frame Expansion Mapping
                                                                        b(1)
  assume a(cycle_0) = a_initial_value
                                                                                              b(2) ...
                                                                                cycle 1
                                                            cycle 0
  assume a(cycle_1) = c(cycle_0)
  assume a(cycle_2) = c(cycle_1)
  assume a(cycle_3) = c(cycle_2)
                                                     This "unroll" and "mapping" process is
aluenera
                                                       like adding DFFs inside the C model
SYSTEMS INITIATIVE
```

6

Application in Verifying CLSC



ACAL had been verified: Using ACAL's RTL to generate addresses and input to CLSC's C and RTL model





2020


DESIGN AND VERIFICATION

UNITED STATES




Verification through RTL Usage is Hard

- Complex RTL usage scenarios: Still might be incomplete!
- Verification requirement is different based on different RTL usage



CONFERENCE AND VERIEICATION CONFERENCE AND EXHIBITION UNITED STATES Verification through Control Flow Graph

- The behavior of CLSC's C model is relatively simple
- The number of valid transition paths is limited
- A transition path can be verified through the STE method






Introduction of STE Method

Symbolic Trajectory Evaluation

o A model checking technology that uses symbolic simulation

 Example: The following 2-stage adder could be described as the following STE assertion and the linear directive graph:

(clk == 0 && (a == A) && (b == B)) | -> ##2 (g == A + B)





• Check state transition: (S = State; T = Transition condition)

| lemma | v1_v2 = (S == | IDLE) && T == C_4 -> ##1 (S == Non-COAL) |
|-------|-----------------|--|
| lemma | v2_v3 = (s == | None-COAL) & $T == C_6$ -> ##1 (S == COAL) |
| lemma | v3_v3 = (s == | COAL) && T == C_1 -> ##1 (S == COAL) |
| lemma | $v3_v4 = (S ==$ | COAL) && T == C_2) $ -> \#\#1$ (S == IDLE) |

• Check the coalescing result in this transition path: (p = Phase)

lemma result_p4 = (CLSC_Address_p3 == CLSC_Cached_Address_p4)
lemma result_p6 = (CLSC_Address_p3 == CLSC_Cached_Address_p6)




VERIFICATION VERIF

- Mismatch between the result generated by C model and RTL

 The most significant M bits are different in address #1 and address #0
 Address #0 could be coalesced with the address waiting in the cache
 FSM transitioned from state COAL to Non-COAL
- Root cause:

SVSTEMS INITIATIV

Some internal registers were NOT reset properly (X-prop issue)
 A corner case difficult to be found by other verification methodologies





• Running time comparison for different verification strategy

| | Proof Time for a Single Path / RTL Usage Scenario | Total Number of Paths / RTL Usage Scenarios | Total Proof Time Estimated |
|--|--|--|-------------------------------|
| Verify CLSC through RTL Usage Scenario | 45 second - 1.5 minutes | 96 | 72 minutes - 150 minutes |
| Verify CLSC through Control Flow Graph | 1.5 minutes - 5 minutes | 12 | 20 minutes - 60 minutes |

- Analysis of verifying CLSC by control flow graph
 - (-) Verifying a single state transition path in CLSC usually needs more time
 (+) The number of paths is much less than the RTL usage scenarios
 (+) Could miss bug if the provided RTL scenarios is incomplete, but C model is always golden!





Conclusion

- A novel approach to solve complex sequential data path C2RTL verification problem
- Create a multi-cycle execution C model to simplify the original problem
- Split the state space and verify a design through control flow graph could be a reliable and effective verification strategy
- The verification method in this presentation could be applied for other sequential logic that has complex usage scenario but simple C model






Q & A





Appendix A: CLSC Finite State Machine



Back to Page 9



- 1. COAL => COAL: Address MSB == Cached Address MSB && Below the max coalesce number.
- 2. COAL => IDLE:
 - Address MSB == Cached testbench_flatAddress 7. MSB && Reach the max coalesce number. (Output 1 address)
 - 2. Address is out of boundary.
 - (Output 2 addresses)
- 3. IDLE => IDLE:
 - Address is out of boundary. (Output 1 address)
- IDLE => Non-COAL Any valid, in bound address.
- 5. Non-COAL => Non-COAL:
 - 1. Address requires 2 cache line.
 - (Output 1 address)

- 2. Address MSB != Cached Address MSB. (Output 1 address)
- 6. Non-COAL => COAL:
 Address MSB == Cached
 Address MSB.
- 7. COAL => Non-COAL:
 - 1. Address requires 2 cache lines.

(Output 1 address)

- Max coalesce number is 0.
- 3. Address MSB != Cached Address MSB
- 8. Non-COAL => IDLE:
 - Address is out of boundary. (Output 2 addresses)
 - 2. Address is Warp/Block end.

(Output 1 address)



Appendix B: All Possible State Transition Path for CLSC FSM

1. IDLE \rightarrow IDLE \rightarrow IDLE \rightarrow IDLE \rightarrow IDLE 2. IDLE \rightarrow NCOL \rightarrow IDLE \rightarrow IDLE \rightarrow IDLE $IDLE \rightarrow IDLE \rightarrow NCOL \rightarrow IDLE \rightarrow IDLE$ 3. $IDLE \rightarrow IDLE \rightarrow IDLE \rightarrow NCOL \rightarrow IDLE$ 4 $IDLE \rightarrow NCOL \rightarrow NCOL \rightarrow IDLE \rightarrow IDLE$ 5 $IDLE \rightarrow NCOL \rightarrow IDLE \rightarrow NCOL \rightarrow IDLE$ 6 $IDLE \rightarrow IDLE \rightarrow NCOL \rightarrow NCOL \rightarrow IDLE$ 7 $IDLE \rightarrow NCOL \rightarrow NCOL \rightarrow NCOL \rightarrow IDLE$ 8 $IDLE \rightarrow NCOL \rightarrow COAL \rightarrow IDLE \rightarrow IDLE$ 9 10. IDLE \rightarrow NCOL \rightarrow NCOL \rightarrow COAL \rightarrow IDLE 11. IDLE \rightarrow NCOL \rightarrow COAL \rightarrow NCOL \rightarrow IDLE 12. IDLE \rightarrow NCOL \rightarrow COAL \rightarrow COAL \rightarrow IDLE

