



Next Generation ISO 26262-based Design Reliability Flows

Jörg Große & Sanjay Pillay

www.onespin.com

www.austemperdesign.com





Powerful Solutions Require Strong Technology and Apps



Advanced Design Verification Innovative Specialized Solutions C++/SysC Des. Metric-Driven Block Integ. FPGA Impl. Safety Critical Agile Design Verification Verification Validation Verification Evaluation Verification Sequential EC FPGA Propagation Protocol Comp Specification Operational Assertions Observation SystemC/C+· Verification **Verification** Detection Verification Exploration Automated Sequential EC RTL-RTL Arithmetic nspection Scoreboard Activation njection Coverage Assertion DV Apps Security Connect Register Design Fault Fault X-Prop Fault **Formal Model Proof Engines** Adv. Debug LaunchPad

SystemVerilog . VHDL . SystemC . SVA . PSL

High Performance, Comprehensive Technology Platform

Jörg Grosse – Product Manager Functional Safety









AUSTEMPER DESIGN

Complete Solution for Safety Compliance

- Provider of End-to-End Functional Safety Tool suite for Automotive, Industrial, Medical and Enterprise Markets.
- One-stop solution for ASIC vendors to analyze, augment and verify their designs for Functions Safety Compliance
- Based in Austin, TX, USA; Founded 2015
- Tools in production with customers

Sanjay Pillay Founder & CEO



Previously responsible for :

- World wide enterprise SSD controller SoC development at HGST/STEC
- World wide SoC development at TRIDENT/NXP/CONEXANT
- Head of audio development at MAXIM
- Functional safety consultant





Agenda

- Introduction
- The design AXI Crossbar
- Austemper Insert safety mechanism STEP 1
- OneSpin prove that insertion did not corrupt main functionality
- OneSpin identify faults missed by safety mechanism
- Austemper insert additional safety mechanisms STEP 2, STEP 3
- OneSpin prove that insertion did not corrupt main functionality
- OneSpin prove that safety has improved
- OneSpin identify/debug undetected faults
- Integration with Fault Simulation
- Results and Conclusion

- ✓ Real design
- ✓ Hands-on tutorial
- Questions welcome

DESIGN AND VERI



Functional Safety and Safety Mechanisms

Objective:

Freedom from unacceptable risk of physical injury or of damage to the health of people either directly or indirectly



Safety mechanisms prevent/control random hardware failures



Types of Safety Mechanisms

SOFTWARE MECHANISMS

- Self-Test Routines
- Watchdog Timers







Fault Classification and Metrics



Safe Faults: do not propagate to outputs

<u>Detected Faults</u>: propagate to outputs but detected by safety mechanisms <u>Dangerous Faults</u>: propagate to outputs and missed by safety mechanisms

DESIGN AND VERIFIC



Observation and Diagnostic Points



Note: faults propagating to observation points but not to diagnostic points are definitely dangerous





DESIGN AND VERI

The Candidate Design



AMBA AXI Fabric

2 Master ports 2 Slave ports Separate Read and Write channel FIFOs Configurable FIFO depth Single Clock Domain

Functional Safety None

2017

DESIGN AND VERIFICATION

ONFERENCE AND EXHIBITION



Austemper Safety Synthesis

FEATURES	Annealer	RadioScope
ERRO	R DETECTION & CORRECTION	
Hamming code based <i>n-bit detect/m-bit correct</i>	\checkmark	\checkmark
Structures supported	RAM, ROM, Reg Files, FIFOS, stacks	Flip-Flop Banks
User –Defined Structure selection	\checkmark	\checkmark
Auto-Grouping of Structures	*	✓
User selectable Option (Parity vs EDC vs ECC)	\checkmark	✓
Multi-pass w/ incremental safety insertion mode	\checkmark	✓
	FAULT TOLERANCE	
Redundancy	Macro/Module level	Localized Logic cones
Duplication/Triplication	\checkmark	\checkmark
Multi clock designs	\checkmark	✓
Auto-Identification	Memories	State Machines
	PROTOCOL CHECKS	
Covered Items	Interface Parity/protocol, FIFO overflow/underrun	FSM Valid states & transitions
© Accellera Systems Initiative	10	

accel

SYSTEMS INITIATIVE

Safety Synthesis Steps

STEP 1

 Use RadioScope to insert parity protection on selected state elements

STEP 2

 Use RadioScope to insert end-to-end datapath parity

STEP 3

 Use Annealer to duplicate register blocks







DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION





TOOL OUTPUTS

DESIGN FILES : with parity inserted and built-in safety alarms

DESIGN TYPE : Verilog RTL

ERROR CHECK : Verilog Test bench and Test cases.

EQUIVALENCE CHECK : script to verify absence of corruption with third party tool





DEMO AUSTEMPER







STEP 1 Output





DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

EUROPE

Verify Safety Mechanism



- Original design functionality corrupted?
 - Use Combinational/Sequential Equivalence Checking





20

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

IROPE

Verify Safety Mechanism



- Safety Mechanism detects <u>enough</u> faults?
 - Verify diagnostic coverage





design and verification

CONFERENCE AND EXHIBITION

IROP

Formal Fault Analysis Flow





DESIGN AND VERIFICATION

DEMO ONESPIN







Results

- OneSpin 360 EC: we have proven that functionality has not been corrupted
- OneSpin 360 DV: low fault coverage
- Additional safety mechanism might be required







TOOL OUTPUTS

DESIGN FILES : Verilog with E2E parity inserted and built-in safety alarms

DESIGN TYPE : RTL

ERROR CHECK : Verilog Test bench and Test cases.

EQUIVALENCE CHECK : script to verify absence of corruption with third party tool







DEMO AUSTEMPER







STEP 2 Output





EUROPE



TOOL OUTPUTS

DESIGN FILES : Verilog with duplication and Checkers with built-in alarms

DESIGN TYPE : RTL

ERROR CHECK : Verilog Test bench and Test cases.

EQUIVALENCE CHECK : script to verify absence of corruption with third party tool





DEMO AUSTEMPER









Verify Safety Mechanisms



- Original design functionality corrupted?
 - Use Combinational/Sequential Equivalence Checking





Verify Safety Mechanisms



2017

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

EUROPE

- Safety Mechanism detects enough faults?
 - Verify diagnostic coverage





DEMO ONESPIN







Results

- OneSpin 360 EC: we have proven that functionality has not been corrupted
- OneSpin 360 DV: additional safety mechanisms detect previously undetected faults
- OneSpin 360 DV: identify/debug dangerous faults

© Accellera Systems Initiative





Integrating Formal with Fault Simulation

- Analysis of software safety mechanisms requires fault simulation

 Formal tools cannot read self-test software routines
- Analysis of large SoCs requires fault simulation

 Formal tools have capacity limitations

© Accellera Systems Initiative

Can formal verification still help in these circumstances?
 – Yes!





Integration of Formal FPA with Simulation



Single point

• Two-mode approach fits well with simulation flow







KaleidoScope: Austemper Fault Simulator





acc

ESIGN AND V

KaleidoScope: Austemper Fault Simulator





2017

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

Conclusions

- Hardware safety mechanisms detect random hardware faults
- Hardware safety mechanisms must be verified
 - Do not corrupt normal functionality
 - Detect enough faults, depending on target SIL
- Austemper tools automatically insert a variety of safety mechanisms
- OneSpin Safety-Critical Solution automates verification tasks
- Efficient and streamlined flow to ISO 26262 Certification





References

- ISO 26262 Standard Road Vehicles Functional Safety Parts 1-10. 15 Nov. 2011.
- 2. S. Marchese J. Grosse Formal fault propagation analysis that scales to modern automotive SoCs, DVCon Europe 2017
- 3. S. Marchese Using formal to verify safety-critical hardware for ISO 26262, OneSpin Solutions White Paper

A note to offline readers: to receive a video of the demo parts of this tutorial please contact

Joerg.Grosse@onespin.com

Sanjay.Pillay@austemperdesign.com





Questions?



