

Multi-Language Verification: Solutions for Real World Problems

Ву

Bryan Sniderman, Advanced Micro Devices, Inc. & Vitaly Yankelevich, Cadence Design Systems, Inc.







Agenda

- Multi Language (ML) Verification Challenges
- Use Cases Requiring an ML Solution
- UVM-ML Open Architecture (OA) An Overview
- Unified Hierarchy and Phase Alignment
- An Illustrative Use Case Detailed
- Summary



ML Verification Challenges

- The need to deal with several implementation languages and diverse verification methodologies is only one of the subsystem - and system – level verification challenges
- SystemVerilog, *e*, SystemC and C++ are commonly used for verification purposes
- UVM, OVM and VMM libraries are used for development of reusable testbenches
- Adoption of external verification IP's consistently increases
- Difficulty of integration may impact cost and time to market



VIP Reuse Use Case

 The need to reuse one useful VIP, implemented in a different language, is a sufficient reason to necessitate a multi-language environment





Multi-Abstraction Use Case

- Multiple Design abstractions in different languages can be employed
- Start with high-level SystemC (SC) model
- Progress to refined RTL and re-use SC model abstraction concurrently





Hardware-Assisted Design Acceleration Use Case

- Accelerated DUT abstraction for verification acceleration
- Specialized case of multi-abstraction use case
- Re-use same testbench with minimal changes





Software Driven Functional Verification Use Case

- Leverage software to drive 'real world' verification scenarios
- Software environment may be deployed in one language while simulated frameworks are in another languages
- Necessitates a multilanguage solution





UVM Multi-Language Open Architecture

- UVM-ML OA was developed jointly by Cadence and AMD and is available as open source under the Apache 2.0 license
- It is posted on the Accellera website at http://forums.accellera.org/files/file/65-uvm-ml-open-architecture
- It was intentionally developed to serve the verification community as a basis for standardization
- The presented work was done with attention to the establishment and requirements of the Accellera Multi-Language Working Group



UVM-ML OA Key Features

- Framework- and simulator- independent API
- Coordinated initialization
- Delegation of system services
- Pre-/Post-/Runtime phase synchronization
- TLM communication (TLM1 and TLM2)
- Unified hierarchy solution
- ML configuration
- Broader synchronization support



UVM-ML OA Overview





Unified Hierarchy and Phases

ML Unified Hierarchy



Phase Sequence Representation



• Depth-First Build by Hierarchy

• Top-down 'build' pre-run phase example



An Illustrative Use Case

- The use case represents an ML verification environment for a hypothetical communication subsystem
- A SystemVerilog DUT testbench instantiates a module and its two interfaces
- The verification environment for this testbench is composed of three layers:
 - SystemC layer that can be controlled by an application SW
 - SystemVerilog subsystem-level VIP
 - Interface UVC's implemented in UVM-SV and UVM-e



An Illustrative Use Case: Hierarchical Diagram

DUT TB

Test Harness Layer





UVM SystemC Harness Layer

```
UVM-SC honde
                   UVM-ML adapter header
#include "uvm.
                                                    class sc_harness : public uvm_component {
                            Familiar UVM syntax public:
#include "uvm ml.
class sc_harness : public uvm_component {
                                                     uvm component * vip env;
public:
                                                     tlm_analysis_port<uvm_seq_control_base> aport;
command_api ca; // command API
                                                     sc harness(sc module name nm):
void build_phase (uvm_phase *phase) { ... }
                                                                                uvm component(nm)
                                                     { ...; uvm ml register(&aport); }
void run phase (uvm phase *phase) { ... }
                                                     void build_phase(uvm_phase *phase) {
UVM COMPONENT UTILS(sc tb) ...
                                                             Instantiating foreign component
};
                                                      vip env = uvm ml create component
class test1 : public uvm component
                                                               env config->frmw name,// "SV"
                                                               env config->type name, // "vip env t"
{ // Mimicking SW-driven test
                                                               "vip env", this);
sc harness * sc h;
void build_phase (uvm_phase * phase) {
                                                     void connect phase (uvm phase *phase) {
  sc h = new sc harness("sc h"); ... }
                                                      string aexport name =
void run phase (uvm phase *phase) {
                                                       vip_env->name()+string(".")+"control_imp";
                                                      uvm_ml_connect(aport.name(), aexport_name);
  wait(1, SC NS);sc h->ca.set(RST SEQ, (-1), (-1));
  ...
                                                    Connecting ML TLM using relative names
```



DESIGN & VERIFICATION

import uvm_pks UVM-ML adapter package	// e env retrieving DUT interface name
<pre>import uvm_ml::*; class comm_vip_env extends uvm_env; uvm_component comm_uvc_env; uvm_component host_uvc_env;</pre>	<' unit comm_dut_intf { clk_p: in event_port is instance; keep clk_p.hdl_path() == "clk"; data_p: inout simple_port of int is instance; keep data_p.hdl_path() == "data";
function void build_phase(uv Configuring default agent mode)	
<pre>uvm_config_db#(int)::set(this, "comm_uvc_env.agent", "active_passive", uvm_active_passive_enum'(UVM_PASSIVE)); comm_uvc_env =</pre>	<pre>unit comm_uvc_env_t { dut_intf: comm_dut_intf is instance; agent: uvm_agent is instance; ing on e unit</pre>
uvm_ml_create_component("e".	<pre>comm_intf_name: string;</pre>
<pre>host_uvc_env =</pre>	keep uvm_config_get(comm_intf_name);
host_uvc_env_t::type_id::create ("host_uvc_env", this);	keep dut_intf.hdl_path() == comm_intf_name;
endfunction endclass	
	-



Summary

- UVM-ML OA represents a generic approach to enabling multiple frameworks to interoperate within the same environment
- UVM-ML OA is capable of addressing the use-cases presented and beyond, without any underlying assumptions about the number or types of language and methodology frameworks that are integrated
- It will continue to evolve and align with emerging industry needs