Model Validation for Mixed-Signal Verification

Carsten Wegener Dialog Semiconductor, Germany







Model Validation for Verification

Overview:

- Verification target clarification by example
- Digital model of an analog cell: functionality/structure
- Functionality modeling and validation
- Structure preserving model assembly
- Case study: finding bugs by modeling
- Conclusion





• Top-down specification

Design phase

Bottom-up verification





- Top-down specification
 - Specification model describes intended behavior
 - Verify that block specs match system requirements
- Design phase

Bottom-up verification





- Top-down specification
 - Specification model describes intended behavior
 - Verify that block specs match system requirements
- Design phase
 - Adjust parameters of chosen design architecture
 - Verify performance vs. specification
- Bottom-up verification





- Top-down specification
 - Specification model describes intended behavior
 - Verify that block specs match system requirements
- Design phase
 - Adjust parameters of chosen design architecture
 - Verify performance vs. specification
- Bottom-up verification
 - Implementation model: functionality and structure
 - Verify integration of implemented block is robust in system









20

AND EXHIBITION

DESIGN AND VERIEICA



• Specification model



DESIGN AND VERIEIC



- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions



DESIGN AND



- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions
- Design by re-using existing cell







- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions
- Design by re-using existing cell
 - Connect: in_e=por_n, out_e=0,...
 - Verify performance







- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions
- Design by re-using existing cell
 - Connect: in_e=por_n, out_e=0,...
 - Verify performance
- Implementation model







- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions
- Design by re-using existing cell
 - Connect: in_e=por_n, out_e=0,...
 - Verify performance
- Implementation model
 - Netlist connectivity/models
 - Verify integration including supply availability







• Specification model \rightarrow structure independent

• Implementation model \rightarrow needs structure





• Specification model \rightarrow structure independent



• Implementation model \rightarrow needs structure





• Specification model \rightarrow structure independent



• Implementation model \rightarrow needs structure





• Specification model \rightarrow structure independent



5

• Implementation model \rightarrow needs structure



```
module cmos_out (
    input gnd, //# TYPE=G
    input vddout, //# TYPE=P, HI=1.8
    input pg,
    input ng,
    output out //# TYPE=D, OK=DUT.out_ok
);
    assign supply_ok = gnd===1'b0 && vddout===1'b1;
    assign out = (supply_ok) ? 1'bz : 1'bx;
    assign out_ok = supply_ok && (ng ^ pg)===1'b0;
    pmos P0 (out, vddout, pg);
    nmos N0 (out, gnd, ng);
endmodule
    EXHEBITOR
```

• Specification model \rightarrow structure independent



5

Implementation model → needs structure

- No spec for vddout up and down
- Structure → well-defined out=0 for en=0, dvdd > vddout= $0 \rightarrow 1 \rightarrow 0$



```
module cmos_out (
    input gnd, //# TYPE=G
    input vddout, //# TYPE=P, HI=1.8
    input pg,
    input ng,
    output out //# TYPE=D, OK=DUT.out_ok
);
    assign supply_ok = gnd===1'b0 && vddout===1'b1;
    assign out = (supply_ok) ? 1'bz : 1'bx;
    assign out_ok = supply_ok && (ng ^ pg)===1'b0;
    pmos P0 (out, vddout, pg);
    nmos N0 (out, gnd, ng);
endmodule
    EXHIBITION
```



• Specification model \rightarrow structure independent



5

Implementation model → needs structure

- No spec for vddout up and down
- Structure → well-defined out=0 for en=0, dvdd > vddout= $0 \rightarrow 1 \rightarrow 0$



accellera

SYSTEMS INITIATIVE

```
module cmos_out (
    input gnd, //# TYPE=G
    input vddout, //# TYPE=P, HI=1.8
    input pg,
    input ng,
    output out //# TYPE=D, OK=DUT.out_ok
);
    assign supply_ok = gnd===1'b0 &&(vddout===1'b1;
    assign out = (supply_ok) ? 1'bz : 1'bx; || ng && pg)
    assign out_ok = supply_ok && (ng ^ pg)===1'b0;
    pmos P0 (out, vddout, pg);
    nmos N0 (out, gnd, ng);
endmodule
```

• Specification model \rightarrow structure independent



Implementation model → needs structure

module cmos out (No spec for vddout up and down input gnd, //# TYPE=G input vddout, //# TYPE=P, HI=1.8 - Structure \rightarrow $ng=pg=x \rightarrow out=x$ input pg, input ng, for en=0, dvdd > vddout= $0 \rightarrow 1 \rightarrow 0$ output out //# TYPE=D, OK=DUT.out ok vddout): dvdd dvdd vddout assign supply ok = gnd===1'b0 &&(vddout===1'b1; pg d٠ assign out = (supply ok) ? 1'bz : 1'bx; || ng && pg) out en assign out ok = supply ok && (ng ^ pg) ===1 'b0; enng PAD pmos P0 (out, vddout, pg); and 2016 and nmos N0 (out, gnd, ng); accellera endmodule © Accellera Systems Initiative 5 SYSTEMS INITIATIVE





• Validation: stimulate inputs and compare response vs. expectation and transistor implementation





• Validation: stimulate inputs and compare response vs. expectation and transistor implementation





- Validation: stimulate inputs and compare response vs. expectation and transistor implementation
- Describe expectation with Wavedrom stim_pass=1



Functionality modeling and validation: Expectations beyond the obvious

- Validation: stimulate inputs and compare response
- Describe expectation with Wavedrom \rightarrow stim_pass=1





Functionality modeling and validation: Expectations beyond the obvious

- Validation: stimulate inputs and compare response
- Describe expectation with Wavedrom \rightarrow stim pass=1
- Apply all stimulus combinations \rightarrow model_valid=1

acceller



Functionality modeling and validation: Expectations beyond the obvious

Validation: stimulate inputs and compare response

acceller

- Describe expectation with Wavedrom \rightarrow stim pass=1
- Apply all stimulus combinations \rightarrow model_valid=1 \rightarrow Fix model!



Functionality modeling and validation: Expect to match schematic

- Validation: stimulate inputs and compare response
- Sign-off: stim_pass, model_valid, model_test_pass=1





Functionality modeling and validation: Expect to match schematic

- Validation: stimulate inputs and compare response
- Sign-off: stim_pass, model_valid, model_test_pass=1
- Script-based AMS test bench generation





Functionality modeling and validation: Expect to match schematic

- Validation: stimulate inputs and compare response
- Sign-off: stim_pass, model_valid, model_test_pass=1
- Script-based AMS test bench generation
- Regression over all models



DESIGN AND VERIE



Structure preserving model assembly

Assume models for low-level analog structures





Structure preserving model assembly

- Assume models for low-level analog structures
- Use netlister for model assembly
 - Accommodate late design changes
 - Re-use sub-blocks and validated models
 - Implementation model valid by construction



Structure preserving model assembly

- Assume models for low-level analog structures
- Use netlister for model assembly
 - Accommodate late design changes
 - Re-use sub-blocks and validated models
 - Implementation model valid by construction











- Specification model
 - assign dout= por_n && PAD_IN;



- Verify system level interactions





- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions
- Design by re-using existing cell
 - Connect: in_e=por_n, pu_e=0,...







- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions
- Design by re-using existing cell
 - Connect: in_e=por_n, pu_e=0,...
 - Remove output stage







- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions
- Design by re-using existing cell
 - Connect: in_e=por_n, pu_e=0,...
 - Remove output stage
- Implementation model
 - Netlist connectivity/models
 - Verify integration including supply availability







- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions
- Design by re-using existing cell
 - Connect: in_e=por_n, pu_e=0,...
 - Remove output stage
- Implementation model
 - Netlist connectivity/models
 - Verify integration including supply availability

Validation exhibits PAD_IN=1'bx





- Specification model
 - assign dout= por_n && PAD_IN;
 - Verify system level interactions
- Design by re-using existing cell
 - Connect: in_e=por_n, pu_e=0,...
 - Remove output stage
- Implementation model
 - Netlist connectivity/models
 - Verify integration including supply availability

Validation exhibits PAD_IN=1'bx



vddin



Distinguish specification and implementation models
 → different purpose, different construction





- Distinguish specification and implementation models
 → different purpose, different construction
- Validate models against expectation and schematics
 → need script-based test bench generation





- Distinguish specification and implementation models
 → different purpose, different construction
- Validate models against expectation and schematics
 → need script-based test bench generation
- For modeling and validation:
 - Keep models small (many inputs, but one output)
 - Signal flow from inputs to output; no feedback to input
 - Design hierarchy supports netlist-based model assembly





- Distinguish specification and implementation models
 → different purpose, different construction
- Validate models against expectation and schematics
 → need script-based test bench generation
- For modeling and validation:
 - Keep models small (many inputs, but one output)
 - Signal flow from inputs to output; no feedback to input
 - Design hierarchy supports netlist-based model assembly
- Event-driven model also finds bugs in analog design



- Distinguish specification and implementation models
 → different purpose, different construction
- Validate models against expectation and schematics
 → need script-based test bench generation
- For modeling and validation:
 - Keep models small (many inputs, but one output)
 - Signal flow from inputs to output; no feedback to input
 - Design hierarchy supports netlist-based model assembly
- Event-driven model also finds bugs in analog design
- Model is formulation of circuit understanding



- Distinguish specification and implementation models
 → different purpose, different construction
- Validate models against expectation and schematics
 → need script-based test bench generation
- For modeling and validation:
 - Keep models small (many inputs, but one output)
 - Signal flow from inputs to output; no feedback to input
 - Design hierarchy supports netlist-based model assembly

Questions?

- Event-driven model also finds bugs in analog design
- Model is formulation of circuit understanding



