

Mixed-Signal Verification Methodology to Verify USB Type-C

Varun R, Vinayak Hegde, Somasunder Kattepura Sreenath

Cadence Design Systems, Inc., Bangalore, India


Abstract

The Universal Serial Bus (USB) Interface has evolved over period of time to become smaller, thinner, easy to use, and an interface of choice for high-speed data transfer. The next-generation USB PHY known as USB Type-C consists of Type-C Power Delivery (TCPD) PHY, USB 3.0 Super-Speed (SS) PHY, and USB 2.0 PHY. USB Type-C PHY supports additional features like plug-orientation/cable-twist detection, Downstream Facing Port (DFP)-to-Upstream-Facing Port (UFP) attach/detach detection and Power Delivery (PD) communication, in addition to existing USB 3.0/2.0 PHY features. USB Type-C PHY features are coupled with analog parameters, necessitating enhancement of conventional digital verification techniques to robustly verify the design.


Here we present a robust mixed-signal verification methodology for USB Type-C PHY using HVL Digital Verification (DV) environment. We demonstrate verification techniques used to verify the plug orientation/cable twist detection, DFP-to-UFP attach/detach detection, and PD communication of TCPD PHY. This methodology has been used to successfully verify the USB Type-C PHY IP in 28nm CMOS technology nodes with first-pass silicon success.

Motivation

- USB interface
 - Standardize the connection of peripheral devices
 - Replace power charger interface
 - More than 100 billion devices in market
 - Ex: Smartphones, pen drives, hard disks, keyboards, etc.




Type-C™ USB



- USB – PHY layer
 - Communicates with physical medium
 - Mixed signal in nature
 - Consists both 'analog' and 'digital' components


Verification approaches

- Robust verification methodology
- Multiple domains verification
 - RTL, gate-level simulation (GLS), and analog/mixed-signal simulation (AMS)
- Metrics-driven approach
 - Code coverage
 - Functional coverage





Verification Challenges

Verification Approach




USB Type-C PHY

- Plug-orientation/cable-twist detection
- DFP and UFP detections prior to device enumeration
- Multiple data rates and voltage domain support
- Half/full-duplex operation modes
- Multiple device detection mechanism




USB 2.0 enumeration operation



UVM-based DV environment



- Digital-centric environment
 - Monitor, scoreboard, functional coverage, and constrained random testcases
- Difficulties with analog section verification
 - Logical domain representation (Ground - '0', Power Supply - '1')
 - Multiple voltage levels can not be represented



- Impact of using digital-centric verification approach – **Quality of verification**

Mixed-Signal Verification Methodology

- Enhancement of digital DV environment
- AMS UVC: Bridge between digital UVCs and mixed-signal components
- Universal connect model (UCM) dynamically converts analog to digital and vice versa




- Pull-up CKT: Represents far-end DFP
 - Dynamically adjust pull-up resistance for different DFP advertisement



- Pull-down CKT: Represents far-end UFP
 - Dynamically adjust pull-down resistance for Ra and Rd connection

- RES UVC: Controls resistance values dynamically during run time

- Functional coverage groups to capture the resistance variation




- Enhancements to digital DV environment for USB 2.0 and USB 3.0 PHY verification.




Results and Analysis


DFP-to-UFP Detection and Cable Orientation Detection



Monitor	CC1	CC2	DFP line
A	Open	Open	Not detected
B	Open	Rs	Powered cable/UFP connected
C	Rs	Open	Powered cable/UFP connected
D	Open	Rs	UFP connected
E	Rs	Open	UFP connected
F	Rs	Rs	Powered cable/UFP connected
G	Rs	Rs	Powered cable/UFP connected
H	Rs	Rs	Wrong polarity/Not connected
I	Rs	Rs	Wrong polarity/Not connected
J	Rs	Rs	Active Adapter/Not connected



PD communication



Simulation Runtime Analysis

TCPD Operation modes	DUT configurations (simulation time in minutes)				USB 3.0 Operation modes	DUT configurations (simulation time in minutes)			
	RTL = High Level Behavioral Model	RTL = Detailed Behavioral Model	RTL = Real value model	RTL = SPICE		RTL = High Level Behavioral Model	RTL = Detailed Behavioral Model	RTL = Real value model	RTL = SPICE
DFP detection	2	-	-	7	RX detection	5	8	15	30
UFP detection	2	-	-	7	TX data transfer	8	15	15	90
PD Communication	3	-	-	9	RX data transfer	5	10	60	480

USB 2.0 Operation modes	DUT configurations (simulation time in minutes)			
	RTL = High Level Behavioral Model	RTL = Detailed Behavioral Model	RTL = Real value model	RTL = SPICE
Host Disconnection	3	5	-	30
HS data transfer	3	7	-	90
FS data transfer	2	5	-	15
LS data transfer	2	5	-	15

Summary

- Enhanced the HVL DV environment for robust Mixed Signal verification of USB Type-C
- Developed environment components are reusable
- Able to catch mixed signal issues which can not be caught with standard digital simulations
- Can be enhanced to work at sub system level
- Enables confidence in first pass silicon success

Acknowledgment

We would like to thank Parag Lonkar, Sumanth Chakkirala, Raju Pudota, and Digital/AMS verification team members for their input and valuable feedback during the implementation.