

# Leveraging Formal to Verify SoC Register Map







#### Agenda

Problem/Background

Introduction to Solution

• Application and Results



# Problem (1)

- Problem
  - Comprehensive Register Verification is challenging:
    - Register map,
    - Default values,
    - Access policy, and
    - Connectivity: Bus or Bridge configuration.
  - Verifying registers requires System Level environment
    - System Level testing needs more time to setup, and
    - its simulation is slow.



# Problem (2)

- Problem
  - Simulation based testing is insufficient and not exhaustive
    - Hard to hit corner cases at system level.
    - Setting up complete coverage requires more engineering resources.
  - Bugs in registers are difficult to work around in software
  - Documentation is not in sync with the actual design
    - Access Policy,
    - Bit definitions,
    - Default values,



## Solution

- Solution
  - Using Formal to Verify Registers
- Benefit
  - Easy to Setup.
    - We can start early, as soon as documentation is ready.
    - Using input directly from documentation. Verification and documentation share the same source of data
    - Minimal setup is required.
    - Maintenance is easy. No bench to modify or tests to rewrite.
      - Traditional simulation uses directed tests written in C-language,
      - Test updates are needed when the design or register definition is changed
    - Inputs: IPXACT, interface protocol information and design rtl



## Solution

- Benefit
  - Exhaustive checking of access policy.
    - No need to spend efforts creating advanced testbench.
    - Automatically handles corner cases.
  - Assertions can be ported and used by simulation



#### Agenda

Problem/Background

Introduction to Solution

• Application and Results





# Read and Write Sequences

#### • APB Read Sequence





# Read and Write Sequences









## **Read-Write Check**







#### Agenda

Problem/Background

• Introduction to Register Solution

• Application and Results

# **IP** Configurations

**DESIGN & VERIFICATION** 





#### Results

- <sup>1</sup>/<sub>2</sub> day to bring up environment
  - Leverage existing user form containing APB Read/Write sequences
    - Mapping APB interface signals
  - Compiling design
- 2-3 hour runs per IP
- Register maps for 5 IPs on two separate APB busses were validated using this flow



# **Bugs Found**

- Many design versus specification mismatches
  - Field attribute: read-write vs. read-only.
  - Default Value,
  - Register Address Encoding
  - Duplicate register address error detected
    - 2 read-write registers at the same address (in IPXACT file) but with different reset values
    - Read from the address only reads one register
    - Reset check for one of the registers failed
    - Easily caught by the flow without the need to create stimulus



# Reset Check detects design issue

- Reset Check for addr 0x00 (Register 1)
  - Expected data **0x00**



- Reset Check for addr 0x00 (Register 2)
  - Expected data OxFF





#### Summary

- Flow met goals in terms of efforts, speed, and quality:
  - Setup speed Pre-existing APB Write Read sequences
  - Fast Formal tool execution 2 to 3 hour runs
  - Automatic check generation from IPXACT description
  - Completeness
    - Found many design vs specification errors
    - Found bugs missed by directed tests on previous designs.