



# Jump-Start Portable Stimulus Test Creation with SystemVerilog Reuse



Matthew Ballance

matt\_ballance@mentor.com



**Single specification of test intent**


**Usable across disciplines**

**Re-targetable across verification environments and platforms**

## Why Reuse SystemVerilog

**Reuse between UVM and SW-Driven environments desirable**  
**Transactions, configurations already captured as constraints**  
**Already verified base on which to build a PSS description**

## SV Reuse Flow



**Import declarative SystemVerilog description elements**  
**Class variables, constraints**  
**Covergroup coverpoints, crosses**  
**Focus on fully-automatable flow**

