

# IP-XACT based SoC Interconnect Verification Automation

YoungRae Cho, YoungSik Kim, Seonil Brian Choi  
Samsung Electronics co. ltd




# AGENDA

- SOC INTERCONNECT VERIFICATION
- CHALLENGES IN SOC INTERCONNECT VERIFICATION
- IP-XACT BASED AUTOMATION
- RESULT

# SOC INTERCONNECT VERIFICATION ENV.

- UVM-based environment
- VIPs for the interfaces
  - Covers the address space and routes
  - Protocol validation
- Interconnect Validator VIP
  - Monitor and check transactions within a interconnect fabric



# CHALLENGES IN SOC IC VERIFICATION

- Spreadsheet-based VIP configuration for hundreds of interfaces

VIPs for master Interfaces								VIPs for slave Interfaces							
interface_type	interface_mode	id_width	address_width	data_width	lower_address	upper_address	agent_type	interface_type	interface_mode	id_width	address_width	data_width	lower_address	upper_address	agent_type
AXI4	MASTER	14	64	64	0x2000_0000	0xf_ffff_ffff	ACTIVE	ACE	SLAVE	7	44	128	ACTIVE		
AXI4	MASTER	14	64	64	0x2000_0000	0xf_ffff_ffff	ACTIVE	ACE	SLAVE	6	44	128	ACTIVE		
AXI4	MASTER	14	64	64	0x2000_0000	0xf_ffff_ffff	ACTIVE	ACE	SLAVE	6	44	128	ACTIVE		
AXI4	MASTER	14	64	64	0x2000_0000	0xf_ffff_ffff	ACTIVE	AXI3	SLAVE	6	44	128	ACTIVE		
AHB	MASTER	4	32	128	0x0200_0000	0x02ff_ffff	ACTIVE	AXI3	SLAVE	9	32	128	ACTIVE		
AHB	MASTER	9	32	128	0x13f0_0000	0x13f2_ffff	ACTIVE	AXI3	SLAVE	9	32	128	ACTIVE		
AHB	MASTER	1	1	64	0x1c00_0000	0x1c07_ffff	ACTIVE	AXI3	SLAVE	9	32	128	ACTIVE		
AHB	MASTER		32	32	0x1692_0000	0x1692_ffff	PASSIVE	AXI3	SLAVE	1	32	64	ACTIVE		
APB3	MASTER		32	32	0x1691_0000	0x1691_ffff	PASSIVE	AXI3	SLAVE	4	32	128	ACTIVE		
APB3	MASTER		32	32	0x1690_0000	0x1690_ffff	PASSIVE								

interface_type	ACE	ACE	ACE	AXI3	AXI3	AXI3	AXI3	AXI3	AXI3
interface_mode	SLAVE	SLAVE	SLAVE	SLAVE	SLAVE	SLAVE	SLAVE	SLAVE	SLAVE
id_width	7	6	6	6	9	9	9	1	4
address_width	44	44	44	44	32	32	32	32	32
data_width	128	128	128	128	128	128	128	64	128
agent_type	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE

Master / Slave mapping table									
T	T	T	T	T	T	T	T	T	T
T	T	T	T	T	T	T	T	T	T
T	T	T	T	T	T	T	T	T	T
T	T	T	T	T	F	F	F	F	F
T	T	T	T	T	F	F	F	F	F
T	T	T	T	T	F	F	F	F	F
T	T	T	T	T	F	F	F	F	F
T	T	F	F	F	F	F	F	F	F
T	T	F	F	F	F	F	F	F	F
T	T	F	F	F	F	F	F	F	F

# CHALLENGES IN SOC IC VERIFICATION

- Instance hierarchy and map between the VIP and DUT's signals: tens of thousands of lines


```
`define XOUT_17_VPATH    tbench_top.dut.BLK_AUD.AUD_CORE.CTRL
`define XOUT_18_VPATH    tbench_top.dut.BLK_GPS.GPS_CORE.PU
`define HOUT_00_VPATH    tbench_top.dut.BLK_CAM.CAM_CORE.CU

    force axi_ica_xout_18_if0_arid          = `XOUT_18_VPATH.i_AXIS2_ARID;
    force axi_ica_xout_18_if0_arvalid       = `XOUT_18_VPATH.i_AXIS2_ARVALID;
    force `XOUT_18_VPATH.o_AXIS2_ARREADY   = axi_ica_xout_18_if0_arready;
    force axi_ica_xout_18_if0_araddr       = `XOUT_18_VPATH.i_AXIS2_ARADDR + 32'h0408_0000;
    force axi_ica_xout_18_if0_arlen        = `XOUT_18_VPATH.i_AXIS2_ARLEN;
    force axi_ica_xout_18_if0_arsize       = `XOUT_18_VPATH.i_AXIS2_ARSIZE;
    force axi_ica_xout_18_if0_arburst      = `XOUT_18_VPATH.i_AXIS2_ARBURST;
    force axi_ica_xout_18_if0_arprot       = `XOUT_18_VPATH.i_AXIS2_ARPROT;
    force axi_ica_xout_18_if0_arlock       = `XOUT_18_VPATH.i_AXIS2_ARLOCK;
    force axi_ica_xout_18_if0_arcache      = `XOUT_18_VPATH.i_AXIS2_ARCACHE;
```

- SoC spec is frequently changed

# IP-XACT FOR DESIGN FLOW


- **IP-XACT**([IEEE 1685](#)) is an XML format that defines design meta data which to enable automated configuration and integration through tools
- Design spec information in IP-XACT
  - Ports , interfaces mapping, instance hierarchy and so on.
- For Interconnect verification, all interconnect components should have routing information
  - In design integration flow, the routing information is not needed
  - It should be added for verification




## ◆ Interface definition



## ◆ IP Packaging





## ◆ SoC/Sub-system




# IP-XACT ROUTING INFORMATION

- The routing information in IP-XACT is complicated.
- It is quite a burden to IP designers.



# IP-XACT ROUTING INFORMATION


- The script converts the text-based routing information into IP-XACT






# IP-XACT ROUTING INFORMATION

- Routing information integration flow for AMBA bridges




- Routing information integration flow for one to one bridges




# IP-XACT ROUTING INFORMATION

- 90% routing information is added by automated script
- GUI editor for IP-XACT routing information



# IP-XACT FOR IC VERIFICATION

- Port mapping, bit-width, hierarchical architecture and configurations
- Routing and memory map from any master to any slave can be calculated
- Interconnect verification environment can be generated using this information



# IP-XACT BASED AUTOMATION

- GUI of IP-XACT based interconnect verification environment generation

**Elaborated Instance Tree**

Name ↑

- dut
  - sybsystem
    - AXI2APB\_BRG
    - AXIBRG1
    - axi\_async
    - BUSIF
    - C1
    - DMUX
    - GENIP

Selects IPs on design hierarchy tree

**Component Ingress Interfaces**

Name	Type	Mode
AXI00_S	AXI	slave

Select Interface which should be replaced with VIP

**Routing Overview**

	APB_S0	APB00_S	APB00_S	APB_S0	APB_S0	APB_S0	APB_S0	AXI	AXI00_S
AXI_maste...	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
AXI_maste...	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
APB00_M	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
APB01_M	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
APB04_M	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Master to slave reachability, Calculated by tool


**End to End Route Summary**

Start Address	End Ad...	S	I...	T...	Route Endpoint
0x0	0xFFFF	0...	<input type="checkbox"/>	I...	dut.sybsystem.AXI2APB_BRG.AXI00_S @0x0
0x10000	0x1FFFF	0...	<input type="checkbox"/>	I...	dut.sybsystem.AXI2APB_BRG.AXI00_S @0x1_0...
0x20000	0x2FFFF	0...	<input type="checkbox"/>	I...	dut.sybsystem.AXI2APB_BRG.AXI00_S @0x2_0...
0x30000	0x3FFFF	0...	<input type="checkbox"/>	I...	dut.sybsystem.AXI2APB_BRG.AXI00_S @0x3_0...
0x40000	0x4FFFF	0...	<input type="checkbox"/>	I...	dut.sybsystem.AXI2APB_BRG.AXI00_S @0x4_0...


Reachable endpoint from a selected master. Calculated by tool

# IP-XACT BASED AUTOMATION Flow


IP-XACT



Run VWB with  
IP-XACT DB



Generate IC  
Verif. Env.



- Port mapping, bit-with, hierarchical architecture and configurations
- Routing information for all interconnect components.

- Load IP-XACT DB
- Choose master & slave for interconnect verification or load saved configuration
- Generate Interconnect verification environment

- VIPs for the interfaces
- Interconnect Validator VIP

# RESULT

- 50 master and 400 slave interfaces in our last SoC project
  - Two weeks to create -> one day
  - Only for end-to-end interconnect -> Any hierarchical level of SoC
  - Multiple test benches for subsystem or SoC
- Reduced time to test bench modification
  - Generate new test bench for every RTL update at an early stage of the project
- Less false-negative, time to run more tests, finding more bugs in the early stage.

# SUMMARY

- Verifying interconnect is a significant challenge
  - Interface VIP, interconnect validator VIP and excel based automated flow
- Configuration to comply DUT speciation change is also difficult
  - The number of masters and slaves are enormous
  - DUT speciation is frequently changed
- Design metadata (IP-XACT) for Interconnect verification
  - Routing information for all interconnect component
  - Most routing information can be packaged using automated method
- Interconnect verification environment is generated based on the IP-XACT
  - TB setup time: two weeks -> one day
  - Less false-negative, time to run more tests, finding more bugs in the early stage

# THANK YOU !