

IP-XACT based SoC Interconnect Verification Automation

YoungRae Cho, YoungSik Kim, Seonil Brian Choi Samsung Electronics co. Itd






AGENDA

- SOC INTERCONNECT VERIFICATION
- CHALLENGES IN SOC INTERCONNECT VERIFICATION
- IP-XACT BASED AUTOMATION
- RESULT



SOC INTERCONNECT VERIFICATION ENV.


- UVM-based environment
- VIPs for the interfaces
 - Covers the address space and routes
 - Protocol validation
- Interconnect Validator VIP
 - Monitor and check transactions within a interconnect fabric





CHALLENGES IN SOC IC VERIFICATION

Spreadsheet-based VIP configuration for hundreds of interfaces





CHALLENGES IN SOC IC VERIFICATION

 Instance hierarchy and map between the VIP and DUT's signals: tens of thousands of lines


```
define XOUT 17 VPATH
                       tbench top.dut.BLK AUD.AUD CORE.CTRL
                       tbench top.dut.BLK GPS.GPS CORE.PU
define XOUT 18 VPATH
define HOUT 00 VPATH
                       tbench top.dut.BLK CAM.CAM CORE.CU
     force axi ica xout 18 if0 arid
                                               = `XOUT 18 VPATH.i AXIS2 ARID;
                                               = `XOUT 18 VPATH.i AXIS2 ARVALID;
     force axi ica xout 18 if0 arvalid
     force `XOUT 18 VPATH.o AXIS2 ARREADY
                                               = axi ica xout 18 if0 arready;
                                               = `XOUT 18 VPATH.i AXIS2 ARADDR + 32'h0408_0000;
     force axi ica xout 18 if0 araddr
                                               = `XOUT 18 VPATH.i AXIS2 ARLEN;
     force axi ica xout 18 if0 arlen
                                               = `XOUT 18 VPATH.i AXIS2 ARSIZE;
     force axi ica xout 18 if0 arsize
     force axi ica xout 18 if0 arburst
                                               = `XOUT 18 VPATH.i AXIS2 ARBURST;
                                               = `XOUT 18 VPATH.i AXIS2 ARPROT;
     force axi ica xout 18 if0 arprot
                                               = `XOUT 18 VPATH.i AXIS2 ARLOCK;
     force axi ica xout 18 if0 arlock
     force axi ica xout 18 if0 arcache
                                               = `XOUT 18 VPATH.i AXIS2 ARCACHE;
```

SoC spec is frequently changed



IP-XACT FOR DESIGN FLOW

- IP-XACT(IEEE 1685) is an XML format that defines design meta data which to enable automated configuration and integration through tools
- Design spec information in IP-XACT
 - Ports, interfaces mapping, instance hierarchy and so on.
- For Interconnect verification, all interconnect components should have routing information
 - In design integration flow, the routing information is not needed
 - It should be added for verification




Interface definition



IP Packaging





SoC/Sub-system






- The routing information in IP-XACT is complicated.
- It is quite a burden to IP designers.








The script converts the text-based routing information into IP-XACT






Routing information integration flow for AMBA bridges




Routing information integration flow for one to one bridges






- 90% routing information is added by automated script
- GUI editor for IP-XACT routing information





IP-XACT FOR IC VERIFICATION


- Port mapping, bit-with, hierarchical architecture and configurations
- Routing and memory map from any master to any slave can be calculated
- Interconnect verification environment can be generated using this information






IP-XACT BASED AUTOMATION


GUI of IP-XACT based interconnect verification environment generation






IP-XACT BASED AUTOMATION Flow





Verif. Env.



- Port mapping, bit-with, hierarchical architecture and configurations
- Routing information for all interconnect components.

- Load IP-XACT DB
- Choose master & slave for interconnect verification or load saved configuration
- Generate Interconnect verification environment

- VIPs for the interfaces
- Interconnect Validator VIP



RESULT

- 50 master and 400 slave interfaces in our last SoC project
 - Two weeks to create -> one day
 - Only for end-to-end interconnect -> Any hierarchical level of SoC
 - Multiple test benches for subsystem or SoC
- Reduced time to test bench modification
 - Generate new test bench for every RTL update at an early stage of the project
 - Less false-negative, time to run more tests, finding more bugs in the early stage.



SUMMARY

- Verifying interconnect is a significant challenge
 - Interface VIP, interconnect validator VIP and excel based automated flow
- Configuration to comply DUT speciation change is also difficult
 - The number of masters and slaves are enormous
 - DUT speciation is frequently changed
- Design metadata (IP-XACT) for Interconnect verification
 - Routing information for all interconnect component
 - Most routing information can be packaged using automated method
- Interconnect verification environment is generated based on the IP-XACT
 - TB setup time: two weeks -> one day
 - Less false-negative, time to run more tests, finding more bugs in the early stage



THANK YOU!