IP Generators - A Better Reuse Methodology

Amanjyot Kaur, Agnisys







Problem Statement

- Designers spend a huge amount of time creating standard IPs.
 These IPs are very rigid and brittle at the same time.
- To control the flow and reuse of such IPs, engineers use a parameter-based flow,
 - but they generally break when used in a different environment because changes in a port list or customization of these IPs is difficult.
- Also, when the RTL changes, it becomes of utmost importance to vary the corresponding application programming interfaces (APIs) and sequences already created for it.





Proposed Methodology

- Configuring the IPs using parameters:
 - o Generate time
 - o Instance/elaboration time
- Customizations required, such as additional fields or registers added to the register map (regmap) of the IP
- Creating interconnections between different IPs
- Automatic generation of configuration APIs in UVM and C format
- Creation of test sequences for different platforms like firmware, validation, verification, and Automatic Test Equipment (ATE)
- The choice of the bus used to access the IP, such as, AHB, APB, AXI, etc, is abstracted out, to avoid the design becoming too brittle



Implementation Details

- General Purpose Input/Output (GPIO)
- Advanced Encryption Standard (AES)
- Programmable Interrupt Controller (PIC)
- Serial Peripheral Interface (SPI)
- Pulse Width Modulation (PWM)
- Direct Memory Access (DMA)
- Inter-Integrated Circuit (I2C)
- Integrated Inter-IC Sound Bus (I2S)
- Universal Asynchronous
 Receiver/Transmitter (UART)
- Timer

	IP generator approach	Parameterizable IP	
Flexibility	Since IPs are being created on the fly at generation time, there is additional flexibility in controlling how to create the IP	Limited flexibility since only the parameters can be used for customization	
Ability to change ports	Yes	No, parameters or generics cannot change the port list in the RTL	
Ability to add registers or fields to the IP's regmap	Yes	No	
Impact on other aspects of IPs	Along with RTL, design verification environment, firmware, software, and documentation can also be generated	The impact of parameters is only on Verilog/SystemVerilog/VHDL code (no link to other aspects)	
Development resources required	Lower	Higher	

Table 1. Comparison of IP generator approach and parameterizable approach





Application

- Trigger Word Detector (TWD)
- Design can detect one of the four unique words in the audio sample and then drive the appropriate LED, LED0-LED3, using the GPIO interface
- If none of the words is detected, LED4 glows
- Each set of weights is trained to detect four unique words
- mem1_csr block is connected to a dual port memory
- On pressing the button[0] the first set of weights is loaded by the DMA into the sample regmap from the mem2_csr
- The neural net logic uses these weights and input audio sample spectrogram values to generate an output which in turn drives the LEDs
- Similarly, on pressing button[1] the second set of weights is loaded



Figure 2. TWD Design Using DMA, I2S and GPIO IP





```
odule gpio top#(
  localparam NUM GPIO = 1,
  localparam NUM SRC = 2,
  parameter bus width = 32,
  parameter addr width = 5,
  parameter gpio offset = 0
 )(
  .....
  . . . . . . . . .
      assign glb intr valid = (cfg glb intr en r f != cfg glb intr en r);
      assign false detection = glb intr valid | block en valid;
      generate
          genvar gpio count;
          for(gpio_count = 0;gpio_count < NUM_GPIO;gpio_count = gpio_count + 1) begin : gpio</pre>
          gpio detect sync ds (
          //input
          .clk(clk),
          .reset (reset),
          .out en (pin_cfg_out_en_wire[gpio_count]),
          .src(src),
          .src sel(pin cfg src sel r),
          .ext src sel(pin cfg ext src srl r[gpio count]),
          .edge detect sel(pin cfg intr detect r[(gpio count*3+2) : (gpio count*3)]),
          .reg_data(gpio_out_data_r[gpio_count]),
          .false detection (false detection)
          );
      end
  endgenerate
  assign status fld in = (cfg block en r & cfg glb intr en r) ? gpio intr src : {NUM GPIO{1'b0}};
ndmodule
```

Class ; gpio block DESCRIPTION: -'ifndef CLASS_gpio_block define CLASS gpio block class gpio_block extends uvm_reg_block; 'uvm object utils (gpio block) rand gpio cfg cfg; rand gpio pin cfg pin cfg; rand gpio status status; rand gpio gpio in gpio in; rand gpio gpio out gpio out; // Function : build virtual function void build(); //define default map and add reg/regfiles default map= create map("default map", 'h0, 4, UVM BIG ENDIAN, 1); //CFG cfg = gpio_cfg::type_id::create("cfg");

```
cfg.configure(this, null, "cfg");
cfg.build();
default_map.add_reg( cfg, 'h0, "RW");
```

//PIN CFG pin cfg = gpio pin cfg::type id::create("pin cfg"); pin cfg.configure(this, null, "pin cfg");

```
pin cfg.build();
default map.add reg( pin cfg, 'h8, "RW");
```

```
lock model();
```

endfunction

endclass endif

Verilog

UVM



Figure 3. Generated Verilog and UVM for regmap



Chip : twd_top

Table of Content				
S.No.	Names	Default	Address	
1.1	block : mem1_csr		0x0000 - 0x61A7	
1.1.1	memory : mem	0x00000000	0x0000,0x00010x61A7	
1.2	block : dma		0x61A8 - 0x61DF	
1.2.1	section : channel		0x61A8.0x61C40x61DF	
1.2.1.1	reg : src	0x00000000	0x61A8	
1.2.1.2	reg : dest	0x00000000	0x61AC	
1.2.1.3	reg : txn	0x00000000	0x6180	
1.2.1.4	reg : cfg	0x00000000	0x61B4	
1.2.1.5	reg : txn_status	0x00000000	0x61B8	
1.2.1.6	reg : intr enb	0x00000000	0x61BC	
1.2.1.7	reg : intr_stat	0x00000000	0x61C0	
1.3	block : gpio	12000000	0x61E0 - 0x61F7	
1.3.1	reg : cfg	0x00000000	0x61E0	
1.3.2	reg : pin_cfg	0x00000000	0x61E4	
1.3.3	reg : status	0x00000000	0x61E8	
1.3.4	reg : enable	0x00000000	0x61EC	
1.3.5	reg : golo in	0x00000000	0x61F0	
1.3.6	reg : gpio_out	0x00000000	0x61F4	



module ids_top_csr_apb_aggregation(

pclk,	//Bus clock				
presetn,	//Reset				
psel,	<pre>//Select : It indicates that the slave device is selected and a data tran</pre>				
penable,	//Enable : This signal indicates the second and subsequent cycles of a				
pwrite,	<pre>//Direction : This signal indicates an APB write access when HIGH and an A</pre>				
pprot,	//Protection type : This signal indicates the normal, privileged, or secure				
pstrb,	//Write strobes : This signal indicates which byte lanes to update during a				
pwdata,	//Write data				
paddr,	//Address bus				
pready,	<pre>//Ready : The slave uses this signal to extend an APB transfer</pre>				
prdata,	//Read data				
pslverr,	<pre>//pslverr : This signal indicates a transfer failure.</pre>				
wire mem assign men assign men	csr_ids_select; n_csr_ids_select =(((block_offset + paddr >= 'h10000) && (block_offset + padd n_csr_ids_psel = mem_csr_ids_select;				
assign gpi	<pre>Lo_csr_ids_pclk = pclk;</pre>				
assign gpi	<pre>lo_csr_ids_presetn = presetn;</pre>				
assign gpi	lo_csr_ids_penable = penable;				
<pre>assign gpio_csr_ids_pwrite = pwrite;</pre>					
<pre>assign gpio_csr_ids_pprot = pprot;</pre>					
<pre>assign gpio_csr_ids_pstrb = pstrb;</pre>					
<pre>assign gpio_csr_ids_pwdata = pwdata;</pre>					
assign gpi	to_csr_ids_paddr = paddr[gpio_csr_addr_width - 1 :0];				

Aggregation Logic

Figure 4. HTML and Aggregation Logic of TWD

endmodule





<pre>int gpio_init_out(int out_pin,int ext_src_sel,enum gpio_EXT_SRC_ENB_e ext_src_enb) { static const int block_enb = 1 ; int dim_wr; REG_WRITE(gpio_cfg_ADDRESS,0x00000000); ///</pre>	<pre>class uvm_gpio_init_out_seq extends uvm_reg_sequence#(uvm_sequence#(uvm_reg_item));</pre>
// Configuring GPIO pin as output*/	} gpio_EXT_SRC_ENB_e ;
<pre>//- dim_wr = (gpio_pin_cfg_OFFSET + (gpio_pin_cfg_PER_INSTANCE_SIZE * (out_pin))) + (gpio_s_OFFSET); FIELD_WRITE(dim_wr,0x00000001,GPI0_PIN_CFG_OUT_EN_MASK,GPI0_PIN_CFG_OUT_EN_OFFSET); //</pre>	<pre>int out_pin=0; //GPIO pin number to be configured as output int ext_src_sel=0; //Select ext. source which will drive GPIO out pin gpio_EXT_SRC_ENB_e ext_src_enb=INT_SOURCE;</pre>
// Configuring the driving mode for gpio out pin*/ //	<pre>task body; rm.cfg.write(status, 'h000000000, .parent(this));</pre>
<pre>if(ext_src_enb == 1) {</pre>	// Configuring GPIO pin as output*/
// Select the Ext. Source which will drive GPIO o/p pin*/	<pre>/// rm.pin_cfg[out_pin].out_en.write(status, 'h1, .parent(this)); //</pre>
//	/* Configuring the driving mode for gpio out pin*/
· · ·	if (ext_src_enb == 1) begin
// Enabling the GPIO Block*/	/* Select the Ext. Source which will drive GPIO o/p pin*/ //
//REG WRITE (gpio cfg ADDRESS, block enb);	end
return 0;	// Enabling the GPIO Block*/
F	<pre>// rm.cfg.write(status, block_enb, .parent(this)); endtask: body</pre>

C API

UVM sequence

endclass: uvm_gpio_init_out_seq

Figure 5. Sample of Configuration APIs of GPIO in C and UVM





IP related generated files (RTL) with number of lines

S.No.	File Name	Line of code		
Configuration Bus File				
1	apb_widget.v	80		
GPIO IP (C	onfig bus : APB, Number of sources : 2, Number of (outputs : 5)		
2	sync_ff.v	24		
3	edge_detect.v	26		
4	gpio_top.v	252		
5	gpio.v	745		
DMA IP (C	onfig bus : APB, Bus type : APB, Number of channel	s : 2)		
6	dma_regmap_arbiter.v	227		
7	dma_apb_master.v	132		
8	dma_regmap_core.v	407		
9	dma_regmap_txn.v	379		
10	fifo.v	102		
11	dma.v	742		
12S IP (Con	fig Bus: APB, Interrupt generation with enable)			
12	i2s_master.v	310		
13	prescaler.v	82		
14	i2s_csr_block.v	970		
15	txn_fifo.v	116		
16	i2s_core.v	521		





Conclusion

- Fully configurable
- Easily customizable
- IPs are generated from the command line or on a click of a button
- Unencrypted code
- Ability to target multiple platforms (Design, Verification, Firmware, Software, and Documentation)
- For about 10 different IPs, and about 50 different instantiations, users can easily generate 100,000 lines of RTL code, UVM, and C test environment





Questions



