





# **IDeALS For All – Intelligent Detection and Accurate** Localization of Stalls

Advanced Micro Devices, Inc., 2485 Augustine Drive, Santa Clara, CA 95054

### IDeALS

- We present the IDeALS approach for Intelligent Detection and Accurate Localization of Stalls.
- It includes the following sections prefixed with IDeALS. • We also present our implementation of this approach in our X86 microprocessor core design.



- Downstream unit may also supply some input.
- Accounting for all secondary/tertiary inputs may result in
- shadowing of the RTL that can be a maintenance nightmare. Second-level measure to avoid any mis-categorization due to lack of modelling of secondary/tertiary inputs.
- **Staggered** as per general flow of information.
- **Relative relationship** needs to be maintained for accurate localization.



### IDeALS - System Level Timeout

To capture any fails that may potentially fall through block level timeout checks. Examples of this are:

- Deadlock scenarios all the units are waiting on each other.
- The system is waiting upon some external trigger to make forward progress.
- Implementation limitations of unit level timeouts.

© 2019 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Pallavi Jesrani

## IDeALS Timeout Value Configuration

**Iterative** process – runtime configurability is invaluable Row => the bugs found by a specific unit timeout check. • Too small a timeout value can lead to increased chances of • Column => the different units. false fails - progress is slow due to legitimate reasons but no • The diagonal elements indicate the number of bugs where the livelock or deadlock localization was accurate. • Too big of a value - sim failing with extremely generic fails like simulation or job timeout fails. Also highly inefficient since we are then wasting precious simulation cycles. • Knowledge of individual blocks and system under test is invaluable. • Can start with the system level check and work our way backwards. EX retire stall check had a limitation whereby it was not • If the same unit level timeouts are also utilized in unit level accounting for the lack of input coming in from the LS and testbenches, we can leverage from those values as well. hence ended up finding some LS bugs in the process. This is the reason for 40% LS bugs found by this check. Implementation DUV IDeALS – Results - Effectiveness DC Fill Data DC Eviction IC Fill Data Data to L2 from L2 Execution & Load Store & Decode and **RTL vs Verification Bugs Found** Instruction Data Cache Retire Dispatch Cache (IC) (LSDC) (EX) Branch **Floating Point** Predictor (BP) DE stall EX stall ICBP stall IS Stall 🛛 rtl 📃 ve The number of RTL bugs found by a check versus the number of Simplified high-level block diagram of the design under verification bugs (bugs in the check itself). verification (DUV). The DUV is the core engine of a deeply pipelined, superscalar, out-of-order X86 microprocessor core. In-Progress and Future work Implementation Details • **Dynamic scaling** of timeouts to avoid false positives An IC stall would be flagged only if: • Legitimate cases where forward progress is very slow – but not • IC was receiving input from BP in the form of predictions and not stalled waiting on getting a response from upstream units like a level 2 Need to communicate to downstream timeout checks as well cache (L2) or a page translation (TLB) response from LSDC • Fine-Grained • The instruction byte buffer in downstream DE unit is not full • Refine approach to a specific flow within the unit/block However, the IC still does not produce output in the form of valid fetch • Use in **Emulation** environment packets to send downstream to DE in X number of cycles. • Checks can be implemented in synthesizable system verilog • Helps increase the observability and visibility ICBP Conclusion In this work, we presented the IDeALS approach to detect and localize stalls in complex pipelined systems. We have seen promising results from our implementation of this approach. This methodology has helped to: 60000 Timeout value in Clock Cycles • Increase Debug Efficiency. • Provide more visibility into health of design even before debug. • Reduce bug fix turnarounds. The relationship chosen for the different unit timeouts is as seen in • Hasten design convergence. above figure following the general flow of information in the core engine • Reduce number of post silicon issues. System level timeout was implemented as a Core level instruction stall. Attribution Acknowledgements The results presented in this paper have been obtained by the combined effort of many talented engineers across multiple AMD locations.





### **Results - Accuracy**

IDeALS Implementation		Unit with RTL bug			
		ICBP	LS	EX	DE
TIMEOUT CHECK	ICBP stall	88%	7%	4%	1%
	LS stall	0	96%	2%	2%
	EX retire stall	0	40%	50%	10%
	Dispatch stall	25%	0%	0%	75%

