How To Verify Encoder And Decoder Designs Using Formal Verification

Jin Hou Mentor-A Siemens Business



A Siemens Business





Agenda

- Introduction
- How to verify BCH encoder and decoder using property checking
- How to verify BCH encoder and decoder using SLEC (Sequential Logic Equivalence Checking)
- Conclusions





Introduction

- The challenges for fully verifying encoder and decoder designs:
 - How to cover all possible data coming into the encoder
 - How to cover all possible random faults if the design should correct them?
- A case study: BCH encoder and decoder design from Opencore website.
 - The function of BCH: Fix up to 2-bit random faults injected to the transmission lines from the encoder to the decoder.



Verifying BCH Design Using Property Checking

• Property checking flow:



- The functions of BCH
 - 1. When there is no error, *dout* should be the same as *din* and *error_detected* should be 0.
 - 2. When 1-bit or 2-bit random errors are happening on the lines to DEC inputs, the errors can be detected, and *error_detected* should be 1.
 - 3. When 1-bit or 2-bit random errors are happening on the lines to DEC inputs, the errors can be corrected, and *dout* should be the same as *din*.

DESIGN AND VERIE



Inserting Random Faults

- Define an undriven wire *foo*. When a bit of *foo* is 1, Questa PropCheck • directive *netlist cutpoint* inserts an error to one data transmission line.
- Formal verification automatically considers all possible values for the undriven wire *foo*.

insert errors.do

SYSTEMS INITIATIVE

```
signal slice
      set DATA WIDTH 16
      set ECC WIDTH 10
                                                                              condition
      set WIDTH [expr $DATA WIDTH + $ECC WIDTH]
      for {set i 0} {$i < $WIDTH } {incr i} {</pre>
                                                                     Inject error
        if {$i < $DATA WIDTH} {
          netlist cutpoint d din\[$i\] -cond (foo\[$i\]) -driver ~din\[$i\] }
        else {
          netlist cutpoint d syn\[[expr {$i-$DATA WIDTH}]\] -cond (foo\[$i\])\
              -driver ~e syn\[[expr {$i-$DATA WIDTH}]\] }}
                  Inject error
accellera
                   © Accellera Systems Initiative
```

5

driver

original

changed

signal slice

0

Writing Properties In SVA

- Translate the properties to executable SVA assertions.
 - foo controls the number of faults injected to the transmission lines between the encoder and the decoder



Verifying BCH Design With Questa PropCheck

• The script to run Questa PropCheck is as follows. The *insert_errors.do* file inserts random errors.



• The verification result:







Sanity Waveforms

• The sanity waveforms of the property *check_error_detection*









The Schematic View

• The Schematic View shows the inserted faults.







The Flow Of SLEC

- The flow of SLEC (Sequential Logic Equivalent Checking)
 - The SLEC tool automatically maps the inputs of DUT0 and DUT1 and ties them together
 - The SLEC tool automatically maps the outputs of DUT0 and DUT1 and verifies their equivalency.





DESIGN AND VE

Verifying BCH Design Using SLEC

- The design version *spec* is the BCH design without faults
- The design version *impl* is the BCH design with random faults



Verifying BCH Design With Questa SLEC

• The script to run Questa SLEC to verify BCH design:





Inserting Random Faults

• Inject-errors.do file:

```
set DATA WIDTH 16
set ECC WIDTH 10
set WIDTH [expr $DATA WIDTH + $ECC WIDTH]
## Define undriven wire foo
netlist wire foo -width $WIDTH
## Insert random errors to {d syn, d din}
for {set i 0} {$i < $WIDTH} {incr i} {
 if {$i < $DATA WIDTH} {
   netlist cutpoint impl.d din\[$i\] -cond (foo\[$i\]) -driver ~spec.d din\[$i\]
  } else {
    netlist cutpoint impl.d syn\[[expr {$i-$DATA WIDTH}]\] -cond (foo\[$i\]) \
             -driver ~spec.d syn\[[expr {$i-$DATA WIDTH}]\]
## Constrain foo: inject 1 or 2 bit errors
netlist property -name assume foo -assume {$countones(foo) == 1 || $countones(foo) == 2}
```



The Verification Results With Questa SLEC

• The verification results:

			Name	Radiu	Time	٢	Spec Signal	Impl Signal	-
	•		SLEC_output_2	1	0s		spec.error_detected	impl.error_detected	
	0	2	SLEC_output_1		7s		spec.dout	impl.dout	
	۵	9	SLEC_target_1		7s	۷	spec.din	impl.dout	151
	۲	9	SLEC_target_2		6s	٢	spec.const_1	impl.error_detected	100
	٥	8	SLEC_target_3		1s	۹	spec.error_detected	impl.const_0	
\checkmark	٠		SLEC_input_1				spec.clk	impl.clk	
V	٠		SLEC_input_2				spec.din	impl.din	
V			SLEC_input_3				spec.rstn	impl.rstn	-
•					HIFT			()	•]



SYSTEMS INITIATIVE

Counterexample Of Non-equivalence

• The counterexample of the target {*spec.error_detected impl.error_detected*}



Conclusions

- Both property checking and SLEC can exhaustively verify BCH encoder and decoder design
 - Property checking verifies assertions against the design.
 - SLEC verifies the equivalency between the versions with/without injected faults.
 - Formal algorithms consider all possible inputs and random faults.
 - Simulation is lacking of this capability, and cannot exhaustively prove design functions.
- Setup is easy and fast for both formal methods
 - No lengthy simulation testbenches.
- Formal verification methods property checking and SLEC can be applied to other encoder and decoder designs.



Questions



