# How to Use Formal Analysis to Prevent Deadlocks

Abdelouahab Ayari, Mentor, a Siemens Business Mark Eslinger, Mentor, a Siemens Business Joe Hupcey III, Mentor, A Siemens Business







# Agenda

- Deadlock cases to consider
- Traditional approach to deadlock verification
- Challenges with traditional approach to deadlock verification
- Mentor's enhanced deadlock verification solution
- Application Cases For Deadlock Analysis
- Summary





- The most difficult bugs to find in designs are deadlocks
  - But they are also the most critical!
- **Type A** : Can your design get into a state from which it can never escape?







- The most difficult bugs to find in designs are deadlocks
  - But they are also the most critical!
- **Type A** : Can your design get into a state from which it can never escape?

• **Type B** : Can your design get into a state from which you can stay as long as you like (by avoiding opportunities to escape)?

















#### How is deadlock analysis done so far ?





# **Using Simulation For Deadlock Analysis**

- Checker Implementation
  - Often make use of watchdogs
    - FSM does not stay in state S for more than N cycles
    - Wait no more than M cycles for an acknowledge
- Drawbacks
  - How to recognize that a design is in deadlock state?
    - Can only observe that nothing has happened (no progress) for a long time
    - How long is too long?
  - How to differentiate between deadlock types A & B ?
    - True system lockup vs. potentially poor stimulus
  - How to generate "right" stimulus to check deadlock situation?
    - Simulation is incomplete anyway
    - Writing/Generating stimuli for deadlock requires a number of specific, synchronized interactions







# **Using Simulation For Deadlock Analysis**

- **Checker Implementation** •
  - Often make use of watchdogs
    - FSM does not stay in state S for more than N cycles
    - Wait no more than M cycles for an acknowledge
- Drawbacks •
  - How to recognize that a design is in deadlock state?
    - Can only observe that nothing has happened (no progress) for a long time
    - How long is too long?
  - How to differen —
- Simulation is incomplete 🛞 Deadlock verification is a time consuming task 🛞
  - How
    - Si nonete anyway
    - Writing/Generating stimuli for deadlock requires a number of specific, synchronized interactions •





#### **Use SVA Safety Properties For Deadlock Analysis**



#### **Use SVA Safety Properties For Deadlock Analysis**



#### **Use SVA Liveness Properties For Deadlock Analysis**

state != INCR 2X

**φ** = always property (s\_eventually (state != INCR\_2X))

• **• • is Valid** : in all traces FSM can exit state INCR\_2X

**is violated:** There exists a trace where FSM is in state

 **INCR\_2X** for almost all the time









#### **Use SVA Liveness Properties For Deadlock Analysis**

state != INCR 2X

**φ** = always property (s\_eventually (state != INCR\_2X))

**is Valid**: in all traces FSM can exit state INCR\_2X

**\$\phi\$ is violated:** There exists a trace where FSM is in state

 **INCR\_2X** for almost all the time









#### **Use SVA Liveness Properties For Deadlock Analysis**

state != INCR 2X

**φ** = always property (s\_eventually (state != INCR\_2X))

**is Valid**: in all traces FSM can exit state INCR\_2X

**\$\phi\$ is violated:** There exists a trace where FSM is in state

 **INCR\_2X** for almost all the time









Maybe-escapable Deadlocks





cnt !=0













cnt !=0





SYSTEMS INITIATIVE





cnt !=0





SYSTEMS INITIATIVE



#### **Use SVA for Deadlock Analysis**

- LTL semantics (Tool) will not check if escape routes exist
- User has to add fairness conditions to guide the tool finding escape routes
- User is often facing a painful debug activity
  - very difficult
  - time consuming
  - inefficient
  - If user don't succeed to find escape routes, tool will not check other paths and eventually miss real deadlocks





# LTL vs CTL

etit

etit

- LTL: semantics based-on computation paths
  - It does not check for escapable routes

- If deadlock is reported, then it is a maybe-escapable deadlock
- **CTL:** semantics based computation trees
  - It checks for escapable routes



If deadlock is reported, then it is a real deadlock



# LTL vs CTL



#### **Summary So Far For Deadlock Analysis**

Approach	Rating	Comment
Simulation	88	Incomplete and very time consuming
LTL/SVA Safety Properties	88	Incomplete and very time consuming
LTL/SVA Liveness Properties	8	Incomplete and time consuming
CTL Properties	8	Academic and no commercial tool support

#### We need a new approach





### **Mentor's Approach Finds Deadlock Issues Faster**

- Combining LTL and CTL semantics for Liveness properties
  - LTL/SVA used explicitly to express deadlock properties
  - CTL used implicitly to find real deadlock cases or escapable routes
- Approach implemented in Questa PropCheck
  - No change in current flow
  - Assertion writing and debugging are same as before (as for SVA)
  - User does not have to infer/write CTL properties
  - Automated engine orchestration to deal with inferred CTL properties
- Approach is complete
  - Reporting of proofs for deadlock free cases
  - Reporting of real deadlock cases
  - Reporting of escapable deadlock cases





# **Questa Formal Deadlock Approach**







assert property (s\_eventually (st != INCR\_2X))

//Check

accellera

SYSTEMS INITIATIVE







IDLE



# **Questa Formal Deadlock Analysis: Example**

din != 2

cnt !=0



#### **Escapable Deadlock**



SYSTEMS INITIATIVE

*" This debug work is much simpler than the one with the traditional method looking only at maybe-escapable deadlocks. Having the extra information that it is not an escapable deadlock, allows to reduce debug time a lot "* 

Laurent Arditi, PhD Arm Ltd





# Real World Case Study: Arm's Usage of Questa PropCheck Deadlock Analysis

- Instruction Fetch unit FSMs
  - Local FSMs are resilient to incorrect or unexpected environment behaviours
  - Maybe-escapable deadlocks are frequent and safe
  - A few results showed unescapable deadlocks
  - Proof time is a few minutes, with no overhead for also running the unescapable deadlock checks
- L1 data cache arbiter
  - All assertions are proven
- Credit-based protocol
  - Can prove that no credit is lost
  - A few critical bugs found



Easy Deadlock Verification and Debug with Advanced Formal Verification

Authors: Laurent Arditi - Arm, Ltd., Valbonne, France, Vincent Abikhattar - Arm, Ltd., Sophia-Antipolis, France, Joe Hupcey III - Mentor, A Siemens Business, Fremont, CA Jeremy Levitt - Mentor, A Siemens Business, Fremont, CA







#### **Some Cases for Deadlock Analysis**

- FSM Deadlocks
  - No deadlock on some states
- Arbitration
  - Every process often get grant (no starvation)
- Interfaces
  - Server/master often get bus access
  - Server/master is often ready to accept/send data
- Handshaking
  - Often request acknowledged
- ...



Applicable for any SVA livness property



### Summary

• The risk of a design going into deadlock is nearly impossible to detect with RTL simulation; hard to do with traditional formal

 Detecting RTL deadlock is now easier with Mentor's PropCheck using these advanced algorithms under-the-hood



