How to Succeed Against Increasing Pressure: Automated Techniques for Unburdening Verification Engineers

James Pascoe, Pierre Kuhn
STMicroelectronics R&D Ltd.
1000 Aztec West, Bristol, UK
+44 (0)1454 46 { 2377 | 2427 }
{ james.pascoe | pierre.kuhn-ext } at st.com

Steve Hobbs
Cadence Design Systems Ltd.
Bagshot Road, Bracknell, UK
+44 (0)1344 8653147
stephenh at cadence.com

Abstract—The Release Management System (RMS) is a methodology that has been developed by STMicroelectronics (ST) in collaboration with Cadence. The motivation for this work is to identify and develop automated techniques to relieve verification engineers from routine yet time consuming tasks. In particular, the RMS features formal unreachability analysis and a novel ‘gatekeeper’ flow that determines optimal sets of regressions to run on designer commits. This paper describes the RMS and focuses on two of its features, namely, the gatekeeper and the unreachability flows. The intention is to enable the reader to implement these ideas in their own environment. To this end, we supply sample scripts in Appendices A and B.

Index Terms—Unreachability analysis, gatekeeper flow, formal verification, continuous integration, automated verification.

I. INTRODUCTION

The scope of verification is changing. Verification teams are under increasing pressure to perform tasks that (until recently) were not considered part of the verification process. In the CPU/GPU team at ST, verification engineers are responsible for design integration, release management and providing customer support. These requirements are additional to the group’s existing commitments and are not mitigated by increases in timescale or resource. Furthermore, anecdotal evidence suggests that these observations are not specific to ST. Moreover, there is a growing trend for verification engineers to provide services that are not directly related to their core mission. Ultimately, these activities consume resource and impact on verification quality.

This paper addresses a manifestation of this problem (at ST) by describing the Release Management System (RMS). The RMS is an automated build service that includes features for improving verification efficiency. The RMS philosophy is to automate as much as possible, to perform event-triggered error checking and to produce commonly requested commodity data. Thus, the RMS automates tasks such as integrating developer commits, performing coverage analyses and conducting qualification runs. This paper describes the RMS and focuses on two of its features, namely, a novel approach to gatekeeping and a flow to evaluate the reachability of coverage states.

II. BACKGROUND AND MOTIVATION

The CPU part of the CPU/GPU team consists of approximately ninety engineers that are situated in Bristol (UK), Grenoble (France) and Noida (India). The CPU team develops ARM based processor sub-systems for use in mobile computing and consumer based SoCs. Since Q2 2011, the CPU team have been developing (and hardening) a sub-system for a suite of mobile computing platforms. The design work is conducted in Bristol and Grenoble, while verification is performed across all three sites. The Bristol verification team is responsible for block-level and formal work, whilst Grenoble performs Low Power verification and Noida leads the system level testing.

As the project has progressed, the role of the verification team has grown to encompass a number of additional responsibilities. For example, the Bristol team is now responsible for merging individual developer commits into consolidated and regressed global releases. Furthermore, the team in Grenoble now provide a de facto customer interface and are responsible for a range of integration and support issues. In addition, our colleagues in Noida are frequently required to produce commodity data such as coverage reports, qualification runs and regression statistics. These activities, while necessary for the project, are time consuming, mundane and are not mitigated by additional resource.

A preliminary study showed that for a typical month, the group was spending around 35% of its effort on activities that were not directly related to verification. In particular, the following observations were made:

1) Over 90% of manually merged developer commits required no human intervention i.e. could be merged automatically;

2) CPU/GPU is a multi-site team that produces processor sub-systems for use in ST’s products.

1 The formal aspects of the RMS are implemented using the Incisive Enterprise Verifier (IEV). The RMS does not exhibit any particular dependence on IEV - other proof engines can be used.

2 CPU/GPU is a multi-site team that produces processor sub-systems for use in ST’s products.

3 In this context, ‘typical’ refers to the period where the project is in steady-state. These measurements were made in June 2012.
2) Verification engineers were frequently debugging regression failures that were due to inadequate designer testing prior to commit;
3) Despite significant effort, code coverage only improved marginally;
4) When provided with clear technical feedback, designers improved the quality of their commits;
5) Requests for coverage analyses, qualification runs and regression reports were ad-hoc and disruptive;
6) The proportion of ‘dead’ code and the reachability of coverage states was not known.

To address these points, the CPU/GPU team have developed the Release Management System (RMS). The RMS philosophy is to automate as much as possible, to be implementable using commonly available tools and to provide a pragmatic interface that can be driven by engineers, managers and scripts. The RMS automates the merging of designer commits. Integrator interaction is only required to resolve conflicts. Furthermore, the RMS implements a ‘gatekeeper’ flow that was developed with Cadence. This flow performs integrity checks on commits as they are submitted. Feedback is provided to designers when problems arise – the idea being to prevent build errors and regression failures from impacting the main-line. In addition, the RMS automates the collection and delivery of coverage, qualification and regression data. Coverage data is processed with an unreachable flow (also developed with Cadence) to provide a true representation of the coverage that is achievable through testing. Collectively, this data provides the basis for the decision making process.

III. THE RELEASE MANAGEMENT SYSTEM

The RMS operates in a similar manner to a Continuous Integration (CI) server [1]. Continuous integration is a software practice that improves delivery times by reducing integration delays. Developers are encouraged to make small frequent commits which are merged with main-line code and tested in quick succession. Thus, merges tend to be simple and problems with erroneous commits are detected quickly.

The literature shows that there are numerous freely available CI packages. During the literature review for this paper, the authors counted 33 distinct frameworks. Five of the most popular packages are shown in Table I.

While the RMS draws inspiration from this work, its architecture is optimised to support automated processes such as the gatekeeper flow and the reachability analysis. User’s interact with the RMS through email. This interface was selected because it is familiar and can be operated by both humans and scripts. In addition, the design teams were already using email to send labels to the Bristol integrator. The RMS server periodically polls a mailbox. When an RMS email is received, procmail is used to parse the commands and launch jobs. The RMS server runs under Fedora Core 16.

One use case (which has improved both developer efficiency and code quality) is that designers can now submit labels as they leave the office. When they return, a new release and a coverage database are waiting. Alternatively the RMS can reject a label (typically due to a regression failure) and so provides details for the developer to address.

A. Gatekeeper Flow

One problem with integrating developer labels is in determining the ‘correct’ set of regressions to run. At ST, designers would unknowingly request main-line integration of labels which were later found to contain errors. Although developers were running ‘smoke’ tests before submission, it was often the case that these tests did not exercise the modified code and so were providing a false sense of correctness. Similarly, developers were unwilling to run the full regressions due to the length of time taken. Thus, a ‘gatekeeper’ flow was developed to identify an ‘optimal’ set of regressions i.e. a set of tests that will exercise the modifications whilst being short enough to run interactively.

The functionality of the flow is implemented by a Python script called targeted_regr.py (see Appendix A). This script collects data from ClearCase (i.e. the source control system), previous regressions and the compiled design database (see Figure 2). This allows the script to determine which Verilog modules are impacted by the source code modifications. The regression tests are then ranked for their overall coverage contribution to the affected modules. This allows the script to determine the most relevant tests to run. Furthermore, the regression results include information about the past run times for each test. Thus, it is possible to constrain the targeted regression to an approximate time limit.

The gatekeeper flow leverages the capabilities of the Cadence tool-set, however, the script utilises small helper classes to abstract away from the underlying tools. This simplifies maintenance and permits components to be interchanged with

<table>
<thead>
<tr>
<th>Name</th>
<th>License</th>
<th>References</th>
</tr>
</thead>
<tbody>
<tr>
<td>CruiseControl</td>
<td>BSD Style License</td>
<td>[2], [3]</td>
</tr>
<tr>
<td>Jenkins/Hudson</td>
<td>Creative Commons / MIT</td>
<td>[4], [5]</td>
</tr>
<tr>
<td>BuildBot</td>
<td>GNU Public License</td>
<td>[6], [7]</td>
</tr>
<tr>
<td>BuildMaster</td>
<td>Proprietary</td>
<td>[8], [9]</td>
</tr>
<tr>
<td>LuntBuild</td>
<td>Apache 2.0</td>
<td>[10], [11]</td>
</tr>
</tbody>
</table>

TABLE I

POPULAR PACKAGES FOR CONTINUOUS INTEGRATION

Fig. 2. Targeted Regression Script showing Inputs, Interactions and Outputs
ease. For example, although the team uses ClearCase, any other source control tool can be applied via the project's configuration file. The number of command-line options are minimised to promote genericity and simplicity. Thus, the static and project specific options are stored in a configuration file which can be checked into the project repository. The configuration file is implemented using Python's ConfigParser module as this provides a simple, extensible and well documented format. The configuration file specifies:

1) The location of the simulation snapshot;
2) The location of previous regression results;
3) The ranking accuracy (i.e. the trade-off between regression time and test precision);
4) The maximum number of tests in the regression;
5) The maximum amount of CPU time for the regression;
6) The version control suite to use (e.g. ClearCase, SVN).

When the flow is invoked, targeted_regr.py interrogates the source repository to retrieve the list of files that are being committed by the designer. Any files matching the user-specified extensions (Verilog by default) are noted. Next, the simulator's compiled database is checked to ascertain which modules are directly affected by each of the modified source files. Using the Cadence Incisive simulator this can be achieved using the ncls -source command. The ncls command logs every compiled design entity and its corresponding source files, which targeted_regr.py stores into a Python dictionary. This facilitates a simple look-up from the changed files back to the module or modules which need to be re-tested.

Once the list of modules is known, a vManager vPlan file is generated. This maps all coverage types (structural and functional) on a module-by-module basis to the vPlan. The vPlan is passed to vManager along with the regression database (i.e. a VSOF). The regression database enables the regression tests to be ranked against the generated vPlan. vManager was adopted in preference to other coverage analysers because vManager supports a powerful yet simple API that allows ranked tests to be filtered according to attributes from the tests. In this context, filtering is based on either one or two attributes, namely, an index into the test list (for limiting the numbers of tests in the run) and cumulative CPU time (to limit the overall run-time). Either limit is optional and is specified in the project configuration file.

vManager also provides benefits in terms of ranking precision (e.g. LOW, MEDIUM or HIGH). This facilitates a trade-off between the accuracy of the results and the time taken to perform the ranking. Note that ranking accuracy is specified in the project configuration file. In addition, vManager also provides the ability to generate a re-run control file (VSIF) which includes the information required to manually launch subsequent regressions based on the randomisation seeds, attributes and scripts from the automated run. This mechanism is particularly useful in the context of constrained random tests. Currently, the CPU team uses a mixture of directed tests (written in C/ASM) and Specman-e, so this flexibility is useful for re-running both types of test in the gatekeeper regression.

Once targeted_regr.py has generated the list of regressions, control is passed back to the RMS. Before integrating any labels, the RMS runs the full regression suite on the current release. This provides a source of reference data which is used to detect new failures. Each commit is then merged (in turn) onto the main-line. As each commit is merged, the gatekeeper tests (for that commit) are run and the results are compared to the reference data from the full regression. Any new failures result in the merger being rolled back and details are emailed to the designer.

B. Unreachability Analysis

Each new RMS release is accompanied by a coverage report. This allows designers and verification engineers to frequently monitor progress towards targets. However, not all uncovered items are reachable through functional testing and so the RMS implements an automated reachability analysis to identify and exclude these states. The reachability analysis is particularly useful for identifying redundant RTL.

The reachability analysis is implemented using formal tools. Uncovered items in the coverage database are translated into automatic assertions or ‘covers’. These assertions are then ‘proved’ by formalverifier which generates a list of coverage marks. These marks are passed to the coverage tool\(^4\) which excludes the unreachable states from the final results.

\(^4\text{In the CPU team, we use the Incisive Metrics Center (IMC).}\)
As with most ASIC developers, ST requires 100% structural coverage. This means that every code block has to be executed, every expression has to be triggered and every net must be toggled. Coverage holes are addressed through improvements in testing or through design reviews. While perfectly valid, design reviews can be time consuming and can lack rigour in the face of time pressure. Thus, the reachability analysis reduces the number of uncovered states and so makes the review process easier.

The first step is to reduce the number of holes that require analysis. Techniques such as Constant Object Marking (COM) and exclude lists can be used to identify design elements that are not expected to be covered. Constant Object Marking is an automatic structural analysis that is applied to toggle coverage by the simulator’s coverage elaboration engine prior to simulation. Based on knowledge of the design structure, the elaborator can exclude signals which are tied-off to constant values. This can be useful for certain design styles where a fixed port set has unused optional signals that are tied-off at a higher level. However, COM typically does not provide a large reduction in toggle coverage holes. Furthermore, COM does not work well for other metrics e.g. block or expression coverage as these tend to be too complex for a complete structural analysis in the simulator. Users may augment COM exclusions by specifying certain naming conventions for signals to be excluded e.g. BIST or DFT signals which are typically tested outside of the main verification flow. While useful, both of these approaches are of limited benefit and are not sufficiently complete or robust to fully compensate for the problems described above.

To address these requirements, Cadence has developed a powerful and automated technique that utilises formal property checking to analyse each structural coverage hole. While formal analysis cannot always produce a conclusive proof, this technique significantly reduces the number of holes that the designer must investigate manually. Early prototypes of the flow were tested and used by ST from the outset (circa 2005) [12]. Following the official launch of the unreachable flow in 2011, many ST projects have adopted the technology.

The flow works by taking a merged coverage database (from a normal RTL regression) and extracting formal properties for each coverage hole. Properties are represented in an internal format but are analogous to PSL or SVA cover properties. To maximise automation, the formal tool builds its model of the design using the compiled simulation database and shares the same front-end as the `irun` command. Thus, setup is a case of passing the merged coverage file and the simulation snapshot to the tool (see Figure 3). For each coverage hole, a single property is generated. These properties are then subjected to a formal proof using a variety of algorithms. In addition, the user can accelerate the proof by using multiple CPUs and algorithms in parallel.

Properties that pass indicate areas of code that can be reached by the formal engine. In this case, the tool can provide a waveform which shows an example trace. This can be useful to determine whether the proof is under-constrained i.e. the formal engine is visiting states that are actually unreachable in the design due to a lack of initialisation. More typically, a designer will be interested in analysing the failing properties as these indicate areas of unreachable or ‘dead’ code.

Once the formal verification has been completed, IEV generates a new coverage database file containing exclusion markers that are distinct from the user defined ‘ignore’ markers. This allows the designer to load the new database into the coverage analysis tool and apply the unreachable markers to the final report. While it is possible to apply all of the markers in one step, it is generally expected that each marker will be reviewed and appropriate action taken. For example the designer may re-factor the RTL to remove the redundancy.

A key advantage of automating this flow is that the reachability analysis can start earlier in the design cycle. Even if the formal analysis cannot prove every property, the designer has a smaller set of holes to analyse. This is particularly useful as many designers are not comfortable with formal techniques. The unreachable flow improves productivity by providing useful data with no requirement to understand the formal theory. Users can obtain quick (though possibly incomplete) results because unlike traditional formal property checking, the unreachable flow is designed to reduce manual analysis rather than provide exhaustive functional verification. For the purpose of illustration, selected real-world project results are given in Table II. Although the results have been anonymised, they suggest that designs of any size can be tackled. Note that in the final example, the same design was analysed with
and without initialisation. This demonstrates how a properly initialised design may exhibit more unreachable coverage items due to the extra constraints that are implicit in the initialisation. Thus, there are fewer holes to analyse manually.

<table>
<thead>
<tr>
<th>Design</th>
<th>State bits (approx.)</th>
<th>Simulation Holes</th>
<th>% Proven Unreachable</th>
<th>Initialised</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2000</td>
<td>2116</td>
<td>18%</td>
<td>Uninitialised</td>
</tr>
<tr>
<td>2</td>
<td>5000</td>
<td>1073</td>
<td>15%</td>
<td>Initialised</td>
</tr>
<tr>
<td>3</td>
<td>11000</td>
<td>369</td>
<td>84%</td>
<td>Uninitialised</td>
</tr>
<tr>
<td>4</td>
<td>30000</td>
<td>369</td>
<td>12%</td>
<td>Uninitialised</td>
</tr>
<tr>
<td>5</td>
<td>40000</td>
<td>773</td>
<td>8%</td>
<td>Uninitialised</td>
</tr>
<tr>
<td></td>
<td></td>
<td>773</td>
<td>10%</td>
<td>Initialised</td>
</tr>
</tbody>
</table>

TABLE II
EXAMPLE STATISTICS FOR SELECTED UNREACHABILITY ANALYSES

Note that care must be taken to interpret the results from the unreachability flow correctly. As with main-stream property checking, under and over-constraint also apply to unreachability analyses. Under-constraint may lead to dead code being marked as reachable either due to initialisation that is too permissive (e.g. state elements having unknown values) or by failing to constrain external inputs to valid behaviour. By contrast, over-constraint can result in reachable items being marked as unreachable. This means that the designer will be required to perform more manual analysis than is strictly necessary. However, this may be faster than expending extra effort to constrain the analysis more accurately.

In our experience, under and over-constraint, in the context of unreachability analysis, is typically due to the incorrect initialisation of the design i.e. starting the proof from a state other than (the correct) reset. One technique to address this is to sample all state values immediately after reset. These values can then be used to initialise the proof.

IV. RESULTS

The RMS, gatekeeper and unreachability flows have been deployed in the development of a CPU sub-system at ST. This sub-system has been developed for an SoC platform that is targeted at high performance mobile devices and consists of a combination of ARM and ST IP.

The results from the RMS deployment are encouraging. Qualitatively, the RMS has significantly reduced the load on three key engineers. This has meant that engineers who were previously consumed by integration activities are now able to focus on verification. In addition, the gatekeeper flow has meant that designers are running more appropriate tests and verification engineers are performing fewer debug cycles.

The unreachability analysis has proved popular and other ST teams have adopted the flow. The results show that there is very little dead code in the sub-system. This is due (in part) to the ARM IP which contains virtually no redundancy. Table III shows the number of unreachable blocks, expressions and toggles in the sub-system for five releases. These releases occurred at the end of the development phase i.e. just prior to the final deliveries. The values in parentheses indicate the absolute values as a percentage of the total number of states for each category. The results are encouraging and show that almost all of the states are reachable through testing. In addition, the 13.5.0 release was one of the first releases to use the flow. The results from that run identified a number of erroneous cover items that were subsequently excluded.

V. CONCLUSION

This paper has provided three contributions, namely, in-depth descriptions of the RMS, gatekeeper and unreachability flows. The intention is to provide the reader with enough understanding so that they can deploy these ideas in their own environments. To this end, we have provided sample scripts for the gatekeeper and unreachability flows in Appendices A and B. Details of the RMS are available from the authors.

The flows presented here have not only delivered benefits in terms of tangible effort savings, but have also had positive effects on the team’s culture. For example, the engineers in Bristol were significantly more engaged by working on the RMS than they were performing repetitive activities. Ultimately, this project has promoted a spirit of engineering that extends to not only the deliverables, but also to the way in which we work.

REFERENCES

**APPENDIX A**

```python
#!/usr/bin/python
import sys
import re
import os
import optparse
import ConfigParser
import subprocess
import logging
import sys

module:
    class:
        *** Helper class to represent a Verilog module. Currently just wraps around a list of file names.  
        ***
        def __init__(self, name):
            self.name=name
            self.sources=[]
        def add_source(self, file):
            if file not in self.sources:
                self.sources.append(file)
        def depends_on(self, file):
            if file in self.sources:
                return True
            return False
        def dump(self):
            return "Module " + self.name + "\n\t".join(self.sources)

    class designAccess:
        *** Provides abstracted API for interrogating the compiled design database.  
        ***
        def __init__(self, cdslib, hdllvar):
            self.cdslib=cdslib
            self.hdllvar=hdllvar
            self.modules=[]
            self.currentScope=None
            self.ncls()
        def has_module(self, name):
            *** Returns True if the named module exists in the design database ***
            return name in self.modules
        def add_module(self, name):
            self.currentScope = name
            self.modules[name] = module(name)
        def dump(self):
            return "\n\t".join([self.modules[m].dump() for m in self.modules])
        def add_file(self, file):
            if self.currentScope != None:
                self.modules[self.currentScope].add_source(file)
        def get_associated_modules(self, file):
            *** Returns a list of module names that depend on the specified file ***
            mlist = [ m for m in self.modules.keys() if self.modules[m].depends_on(file) ]
            return mlist

def ncls(self):
    *** Interrogate the Cadence simulator database ***
    cmd = ['ncls', '-ABSOLUTE_PATH', '-NOCOPYRIGHT', '-HDLVAR', '-SOURCE', '-ABSOLUTE_PATH', '-VERILOG', '-NOCOPYRIGHT', '-NLOGLIST']
    logger.debug('ncls command is: ' + ' '.join(cmd))
    ncls = subprocess.Popen(cmd, stdout=subprocess.PIPE)
    for line in ncls.stdout:
        s = logging.DEBUG
        e = re.search('module\s+\((\w+)\),\s+(\w+)\s+(\w+)\s+\{\n', line)
        if e != None:
            if e.group(1) == '\w':
                s = logging.WARNING
            elif e.group(1) == '\E':
                s = logging.ERROR
            elif e.group(1) == '\E':
                s = logging.CRITICAL
            logger.log(s, 'ncls: ' + line.rstrip())
    m = re.search('module\s+(\w+)\s+\{\n', line)
    if m != None:
        self.add_module(m.group(2))
        continue
    m = re.search('Source files: ', line)
    if m != None:
        self.add_file(m.group(1))
        continue
    m = re.search(Source files: ', line)
    if m != None:
        continue
    self.currentScope = None

class vplan:
    *** Helper code to create the vPlan file for ranking ***
    def __init__(self):
        self.name='targeted_regr'
        self.modules=[]
    def add_modules(self, modules):
        for m in modules:
            self.modules.append(m)
    def get_filename(self):
        return self.name+'.vplan'
    def get_top_perspective(self):
        return 'top'
    def write(self):
        logger.info('Creating vPlan ' + self.
        get_filename())
        vp = open(self.name+'.vplan', 'w')
        vp.write('section "+self.name++" {\n')
        # do modules
        for m in self.modules:
            vp.write('section "+self.module++" {\n')
            vp.write('items_pattern : "(hdl,type)\+\n')
            # close vplan
            vp.write('} // \items\n')
            vp.write('} // \items\n')
```

# Use ConfigParser object to read config file

config = ConfigParser.SafeConfigParser()
cfg.read([options.config]

cdslib = config.get('incisive', 'cdslib')
logconfig = config.get('incisive', 'logconfig')
dehb = config.get('incisive', 'debh')
design = config.get('incisive', 'design')
if str(bits) == '64' or str(bits) == '64b'
    bits64 = True
else:
    bits64 = False

vsof = config.get('regression', 'vsof')
logfile = vsof + 'vlogext'
rankfile = config.get('regression', 'runconfig')

log.debug('runname=' + run)
max_tests = config.getint('regression', 'max_tests')
log.debug('max_tests=' + str(max_tests))
max_time = config.get('regression', 'max_time')
log.debug('max_time=' + str(max_time))
scmtype = config.get('scm', 'tool')
log.debug('scm tool=' + str(scmtype))
scmstatus = config.get('scm', 'status')
log.debug('scm status=' + str(scmstatus))
vlogext = config.get('incisive', 'vlogext')
log.debug('vlogext=' + vlogext)

rerun_vsof = config.get('incisive', 'rerun_vsof')
log.debug('rerun_vsof=' + str(rerun_vsof))

rerun_scheme = config.get('incisive', 'rerun_scheme')
log.debug('rerun_scheme=' + str(rerun_scheme))
for line in scm.stdout:
    logger.debug(sectype+' '+line.rstrip())
if m:=re.search(expr,line):
    if m:=None:
        # logger.debug("Going to get design info from the compiled library")
        # design = designAccess(edslib.hlvar)
        f = m.group(f)
        if f[0]!="/":
            logger.debug("Got a relative path "+f+" from SCM; prefixing it to get absolute path")
            f = os.getenv(\"PWD\")+"/"+f
        logger.info("Finding module dependencies for file "+f+"/\n    for m in design.get_associated_modules(f):
        logger.info("Module "+m+" is affected by "+f+"/\n        targetModules'=True
        found = True
    if found == False:
        logger.warning("SCM did not report any changed Verilog files")
else:
    logger.error("Module "+m+" does not exist in the design database")
    del targetModules[m]
# Ensure at least one module has been specified for ranking.
# Once all pruning etc has happened.
if len(targetModules.keys()) == 0:
    logger.critical("No (valid) Verilog modules were found or specified, therefore no ranking can be done")
    exit(2)

logger.info("Final list of modules: "+join(targetModules.keys()))

# Build vPlan for ranking
vp = vplan()
logger.info("Building vPlan "+vp+".get_filename()\n    for ranking")
vp.add_modules(targetModules.keys())
vp.write()

# Build ranking script on-the-fly
ecom = open("rank.ecom","w")
ecom.write("\n# Auto-generated - DO NOT EDIT\n")
ecom.write("\n# Set notify -severity=IGNORE\n# Duplicate definition\n")
ecom.write("\n# Set notify -severity=IGNORE\n# VM MSG VPLAN_MISSING_CVR_ITEMS\n")
ecom.write("\n# Set setup\n")
ecom.write("var my_context = vm_manager.read_session("+\n    vsifo:image Manager.read_session("+\n    vsifo+"/\n")
ecom.write("\/var my_context = vm_manager.create_context({\n    "vsifo": "Default"});\\n")
ecom.write("\/var my_context = my_context.rank_by_name("+\n    vsifo+"/\n")
ecom.write("\/var my_context = my_context.set_perspective_by_name("+\n    vp+"/\n")
ecom.write("\/var my_context = my_context.set_perspective_by_name("+\n    vp+"/\n")
     # Use vManager to rank the tests against the selected modules
     cmd = [\'vmanager\', \'-batch\', \'-command\', \'-@rank.ecom\']
     logger.debug("Running vManager with: "+\n     join(cmd))
     logger.info("Ranking tests. This may take some time, please be patient!")
     iem = subprocess.Popen(cmd, stdout=subprocess.PIPE)
     iem.wait()
for line in iem.stdout:
    logger.debug("\n")
    if options.debug != True:
        try_remove("rank.ecom")
if os.path.getsize(rankFile) > 0:
    logger.info("Ranked test results are ready in file "+\n        rankFile+"/\n")
else:
    logger.error("Ranking produced an empty test list \n")
    "Try checking that you have recorded coverage for the following modules:\n")
    "Please be patient!"
exit(3)
if doRun == True:
    # Run a regression directly, if requested
    logger.info("Starting regression")
# Build the model and the unreachability assertions
formalbuild
  -messages
  $snapshot
  $cdfs_hdl
  -nolib
  -enterprisefile
  -coverage all
  -covunit module
  -covepb $covepb
  -nowarn PRMFSM
  -nowarn PRMCON
  -nowarn BADFSM
  -nowarn EXTFSM
  -nowarn NONGEN
  +rups

if [ $? -ne 0 ]; then
echo "Failed formalbuild stage, aborting"
exit
fi

# run FormalVerifier and produce the refinements
formalverifier
  $snapshot
  $cdfs_hdl
  -enterprise
  -coverage all
  -covunit module
  -input formal_verifier_commands.tcl
  -$vf_lib <$your libuvmdpi.so path>
  -covepb $covepb

if [ $? -ne 0 ]; then
echo "Failed formalverifier stage, aborting"
exit
fi

if [ ! -r $iev_ignored_coverage.cf ]; then
echo "Found the coverage marks file."
else
  echo "Failed to find $iev_ignored_coverage.cf, formalverifier must have failed. Aborting."
fi

# Run IMC and generate the coverage reports
formalverifier
$cdfs_hdl
  -enterprise
  -coverage all
  -covunit module
  -input formal_verifier_commands.tcl
  -$vf_lib <$your libuvmdpi.so path>
  -covepb $covepb

if [ $? -ne 0 ]; then
echo "Failed formalverifier stage, aborting"
exit
fi

Listing 2. Unreachability Analysis Script (Bash)