




Holistic Approach to IO Timing Verification Using Portable Stimulus and Assertions




Amitesh Khandelwal and Praveen Kumar
Infineon Technologies Asia Pacific Pte Ltd, 8 Kallang Sector, SINGAPORE. 349282.

Overview



- Datasheet input must be in tabular format.
- Abstract model is coded in Cadence specific System Level Notation (SLN) Language.
- Assertions are generated in SystemVerilog Assertion (SVA) format.

Extraction of IO timing parameters



Parameter	Symbol	Unit	Min	Max	Dist	Note
Clock frequency in data transfer mode	f _{clk}	Hz	100	125	±10%	
Clock time delay	t _{clk}	ns	0	0		
Clock rise time	t _{clk_rise}	ns	2.0	3.0		
Clock fall time	t _{clk_fall}	ns	2.0	3.0		
IO pin setup time	t _{setup}	ns	0	0		
IO pin hold time	t _{hold}	ns	0	0		
IO pin delay time	t _{delay}	ns	0	0		
IO pin delay time during setup	t _{delay_setup}	ns	0	0		
IO pin delay time during hold	t _{delay_hold}	ns	0	0		
IO pin delay time during transition	t _{delay_transition}	ns	0	0		

Parameter	Symbol	Unit	Min	Max	Dist	Note
IO pin delay time during setup	t _{delay_setup}	ns	0	0		
IO pin delay time during hold	t _{delay_hold}	ns	0	0		
IO pin delay time during transition	t _{delay_transition}	ns	0	0		

If IO Timing Parameters are specified in the datasheet, extract them to a csv (comma separated vector) format file.


Parameter	Symbol	Unit	Min	Max	Dist	Note
IO pin delay time during setup	t _{delay_setup}	ns	0	0		
IO pin delay time during hold	t _{delay_hold}	ns	0	0		
IO pin delay time during transition	t _{delay_transition}	ns	0	0		

Parameter	Symbol	Unit	Min	Max	Dist	Note
IO pin delay time during setup	t _{delay_setup}	ns	0	0		
IO pin delay time during hold	t _{delay_hold}	ns	0	0		
IO pin delay time during transition	t _{delay_transition}	ns	0	0		

If parameters are not available in the datasheet, extract them from STA report into a csv file.

Abstract Model

The abstract model to generate the assertions is written in SLN. It can be reused for different modules i.e. Gigabit Ethernet, SPI, MSC and SDMMC etc



```

<[var index : uint = 0];
<[table from csv to table[DATASHEET_PARAMS_FILE,"@Peripherals"], ((csv_column["Check_Mode"] == "Clock duty cycle deviation"))];
wire <[Peripheral]>_dod(index) = enable;
assign <[Peripheral]>_dod(index) = enable;
check_delay @(pDataOffset<[Offset]>ns), pMaxDelay<[Max]>ns, pMinDelay<[Min]>ns, msg{"AssertFailed D<[Index]>: Duty Cycle Deviation in <[Mode]> mode for clock on port <[Clk_Port]>"} <[Peripheral]>_dod(index);
<[Clk_Port]>, global_enable_latching_checks as <[Peripheral]>_enable_latching_checks as <[Peripheral]>_dod(index);
<[Index] = index++;
<[Index] = 0;
<[table from csv to table[DATASHEET_PARAMS_FILE,"@Peripherals"], ((csv_column["Check_Mode"] == "Output delay to")];
wire <[Peripheral]>_od(index) = enable;
assign <[Peripheral]>_od(index) = enable;
check_delay @(pDataOffset<[Offset]>ns), pMaxDelay<[Max]>ns, pMinDelay<[Min]>ns, msg{"AssertFailed O<[Index]>: Output Delay Deviation in <[Mode]> mode, ctk=<[Clk_Port]>, sig=<[Sig_Port]>"} <[Peripheral]>_od(index);
<[Clk_Port]>, <[Sig_Port]>, global_enable_latching_checks as <[Peripheral]>_enable_latching_checks as <[Peripheral]>_od(index);
<[Index] = index++;
<[Index] = 0;
  
```

Perspec generated assertions

```

wire ETH_dod_enable = 1;
assign ETH_dod_enable = 1;
check_delay @(pClkPeriod<[ClkPeriod]>, pMaxDelay<[Max]>, pMinDelay<[Min]>, msg{"AssertFailed OCMK3: Output Delay Deviation in <[Mode]> mode for clock on port <[Clk_P]>"} ETH_dod(p1_4, global_enable_latching_checks as ETH_enable_latching_checks as ETH_dod_enable);
wire ETH_dod_enable;
assign ETH_dod_enable = 1;
check_delay @(pClkPeriod<[ClkPeriod]>, pMaxDelay<[Max]>, pMinDelay<[Min]>, msg{"AssertFailed OCMK4: Output Delay Deviation in <[Mode]> mode, ctk=<[Clk_P]>, sig=<[Sig_P]>"} ETH_dod(p1_4, p1_3, global_enable_latching_checks as ETH_enable_latching_checks as ETH_dod_enable);
wire ETH_dod_enable;
assign ETH_dod_enable = 1;
check_delay @(pDataOffset<[DataOffset]>, pMaxDelay<[Max]>, pMinDelay<[Min]>, msg{"AssertFailed OCMK5: Output Delay Deviation in <[Mode]> mode, ctk=<[Clk_P]>, sig=<[Sig_P]>"} ETH_dod(p1_4, p1_2, global_enable_latching_checks as ETH_enable_latching_checks as ETH_dod_enable);
wire ETH_dod_enable;
assign ETH_dod_enable = 1;
check_delay @(pDataOffset<[DataOffset]>, pMaxDelay<[Max]>, pMinDelay<[Min]>, msg{"AssertFailed OCMK6: Output Delay Deviation in <[Mode]> mode, ctk=<[Clk_P]>, sig=<[Sig_P]>"} ETH_dod(p1_4, p1_1, global_enable_latching_checks as ETH_enable_latching_checks as ETH_dod_enable);
wire ETH_dod_enable;
assign ETH_dod_enable = 1;
  
```

The code snippet above shows how Perspec reads the timing parameters from the csv files to generate all the required assertions for Ethernet module. Similar assertions are generated for all the modules.

Basic Assertions

```

module check_delay(input clk, input data, input enable_cond);
parameter string msg = "AssertFailed : Output delay violation";
parameter realtime pMaxDelay = 20ns;
parameter realtime pMinDelay = 10ns;
parameter realtime pDataOffset = 0ns; //This should be more than minob(maximum of all the min delays)
wire data_del;
assign pDataOffset data_del = data;
realtime tClkEdge = 0;
realtime tDataEdge = 0;
//store delta time
always begin
if(enable_cond) begin
tClkEdge = $realtime;
end
end
always begin
if(data_del) begin
tDataEdge = $realtime - tClkEdge - pDataOffset;
//store delta time
else
tClkEdge = $realtime;
end
end
begin
error(msg);
$display("%t(actual=%3.3f, min=%3.3f,max=%3.3f)\n",tDataEdge, pMinDelay,pMaxDelay);
end
end
endmodule
  
```

Basic assertion to check output delay parameter

```

module check_deviation(input clk, input enable_cond);
parameter string msg = "AssertFailed : clock cycle deviation violation";
parameter realtime pMaxDelay = 20ns;
parameter realtime pMinDelay = 10ns;
parameter realtime pClkPeriod = 200ns;
realtime tClkFoeEdge = 0;
realtime tClkDeviation = 0;
//store delta time
always begin
if(posedge clk) begin
tClkFoeEdge = $realtime;
end
end
if(enable_cond) begin
if(negedge clk) begin
tClkDeviation = $realtime - tClkFoeEdge - pClkPeriod;
tClkDeviation = assert ((tClkDeviation < pMaxDelay) && (tClkDeviation >= pMinDelay))
else
begin
error(msg);
$display("%t(actual=%3.3f, min=%3.3f,max=%3.3f)\n",tClkDeviation, pMinDelay,pMaxDelay);
end
end
end
endmodule
  
```

Basic assertion to check clock cycle deviation parameter

Complete Flow

Look at all the steps together in the snippet below which highlights how information from datasheet csv is extracted and instantiated in the generated assertions


```

1 ETH,,,,,,,,
2 Mode, Check_Mode, Sig_Port, Clk_Port, #Param, #Min, #Max, #Offset
3 rgmii_clock_duty_cycle_deviation in <[Mode]> mode, ctk=<[Clk_P]>, sig=<[Sig_P]>,
4 rgmii_clock_cycle_deviation in <[Mode]> mode, ctk=<[Clk_P]>, sig=<[Sig_P]>,
5 rgmii_output_delay to p1_4, p1_3, p1_2,
6 rgmii_output_delay to p1_4, p1_3, p1_2,
7 rgmii_output_delay to p1_4, p1_3, p1_2,
8 rgmii_output_delay to p1_4, p1_3, p1_2,
9 rgmii_output_delay to p1_4, p1_3, p1_2,
10 rgmii_output_delay to p1_4, p1_3, p1_2,
11 rgmii_output_delay to p1_4, p1_3, p1_2,
12 rgmii_output_delay to p1_4, p1_3, p1_2,
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
  
```

Simulation results for Gigabit Ethernet



Clock duty cycle check fails because test case changed the clock frequency midway through the simulation.



Some output delay checks pass while some fail. This would require offline debug using logs and waveforms.

Summary

Use of SVA to verify IO timings is very useful. However manually creating all the required assertions could be very challenging. Deploying the power of portable stimulus using Cadence's Perspec tool helps to overcome these challenges with minimal effort in modelling and scripting. A successful regression with these assertions running in full timing gate level simulation gives a very high confidence for the IO timing sign off.

Contact information

Infineon Technologies Asia Pacific Pte. Ltd.
 8, Kallang Sector, Singapore. 349282
 T: +65 6876 2096
 E: amitesh.khandelwal@infineon.com