

High-Speed Interface IP Validation based on Virtual Emulation Platform

Jaehun Lee, Daeseo Cha, Sungwook Moon



Design Technology Team Foundry Business Samsung Electronics Co., Ltd.



- Introduction
- The concept of Virtual Emulation
- Existing HSI IP validation flow
- Proposed HSI IP validation flow
- Method to accelerate pre-silicon validation
- How to debug in Virtual Emulation Platform
- Experiment results
- Conclusion





- Modern SoC trend
 - Current electronic devices require large data storage to store numerous data and perform necessary calculations quickly
 - This requirement of high-speeds leads to wide usage of High-Speed Interface (HSI) IPs in various system-on-chip (SoC) products



- What's the Virtual Emulation?
 - Virtual emulation technology needs a "software adapter" that enables user applications and OS drivers to establish a virtual protocol connection to the hardware emulator

The concept of Virtual Emulation (2)

- Benefits
 - Flexibility to run jobs without physical constraints
 - Statically controlled runs allowing freedom to debug without timeouts
 - Validate system level S/W interoperability early in development cycle

The concept of Virtual Emulation

• Architecture of Virtual Emulation Platform

- HSI IP validation based on FPGA with MPW (Multi Project Wafer)
 - DUT: mini-SoC including PCIe Endpoint
 - Test bench: mini-SoC including PCIe Root Complex

Existing HSI IP validation flow (2)

- Problems
 - Long TAT (Turn-Around-Time) because of MPW test chips
 - High effort to implement the DUT on FPGA

Proposed HSI IP validation flow (1)

- HSI IP validation based on virtual emulation platform
 - DUT: mini-SoC including PCIe Endpoint with PCIe transactor
 - Test bench: virtual devices with device driver on virtual machine

Proposed HSI IP validation flow (2)

- Benefits
 - Not require the MPW test chip and available at a pre-silicon stage
 - Reinforce the functional verification by performing OS-level scenarios

- Using the PIPE (PHY interface for the PCI Express) interface
 - Replace PHY layer with PIPE transactor

Method to accelerate pre-silicon validation (2)

Scenario / Interface	Gen3 Link-up		Loading VM and Transaction (4096 burst)		
	Simulation Time (ms)	Wall clock time (sec)	Simulation Time (ms)	Wall clock time (sec)	
Serial Interface	62.7	3149.76	100	5006.75	
PIPE Interface	2 x31.35	19.38 x162.5	18 x5.56	379.28 x13.2	

• Mixed interface flow for reduce development TAT (Turn-Around-Time)

[•] How to debug in Virtual Emulation Platform (1)

- H/W debugging method
 - Waveform dump with fully static environment
 - Transaction monitoring

======================================	60,WRITE SLV CFG 0,PCIE,0,0,56,20,f,1,416.882848612,ffffffff, 854,120,000	0.000 8.854.14	0,000,000 8,	854,160,000,0	000 IS.
IX: CFG_WK0 Address: 30 Length: 1 Seq: TTT Data: TTTTT800 IAG: 4	61,READ SLV CFG 0,PCIE,0,0,52,20,f,1,416.882909284,				
======================================	62 WRITE SLV CEG 0. PCTE. 0. 0. 56. 20 f. 1. 416. 885443729. 0				
TX: CFG RD0 Address: 30 Length: 1 Seq: fff TAG: 5	63 READ SLV CEG & DCTE & 6 52 24 f 1 416 885505469				
======================================	63, 1636 ,				
======================================	04,WRITE SLV CFG 0,PCIE,0,0,30,24,1,1,410.887329131,11001100 *88det dlb*1d	lc*	d89* f1a* 8b3*	448* 46c* 94c*	1.48+390+
RX: CMPL_WITHOUT_DATA Requestor ID: 0 Completor ID: 0 Status : 0 Length: 0	Seq: 65, READ_SLV_CFG_0, PCIE, 0, 0, 52, 24, †, 1, 416.887391100,		000 110 000	100 100 010	1200 000
======================================	66,WRITE_SLV_CFG_0,PCIE,0,0,56,24,f,1,416.891628122,0	0			
======================================	67,READ SLV CFG 0,PCIE,0,0,52,30,f,1,416.891695020,				1
RX: CMPL_WITH_DATA Requestor ID: 0Completor ID: 0 Status : 0 Length: 1 Se	fff68.WRITE SLV CFG 0.PCIE.0.0.56.30.f.1.416.893531233.fffff800				
	69 READ SLV CEG 0 PCTE 0 0 52 30 f 1 416 893596693				1
Data fields of this packet are-> ffff0000		1 1 0	V 1 V 0		0
DEBUG REMOVE Assigned local id = 6	70,WRITE SLV CFG 0, PCTE, 0, 0, 50, 50, 1, 1, 410, 030102303, 1110001			่	U
DEBUG REMOVE Assigned local id = 7	/1,WKITE_SLV_CFG_0,PCTE,0,0,56,10,7,1,416.8962/38/1,Te800000	fffe			
DEBUG_REMOVE Assigned local_id = 8	72,WRITE_SLV_CFG_0,PCIE,0,0,56,14,†,1,416.896325877,0				
DEBUG_REMOVE Assigned local_id = 9	73,WRITE SLV CFG 0,PCIE,0,0,56,30,f,1,416.896372162,fe970000				
TX, CEG WP0 Addross, 20 Longth, 1 Sog, fff Data, ffff0001 TAG, 6	74.READ SLV CFG 0.PCIE.0.0.52.3c.2.1.416.998889817.				
======================================	75 WRITE SLV CEG 0 PCTE 0 0 56 3c 1 1 417 000649482 a				
======================================	76 READ SLV CEG 0 PCTE 0 0 52 4 3 1 417 000713440				
TX: CFG_WR0 Address: 10 Length: 1 Seq: fff Data: fe800000 TAG: 7	77, NEAD SEV CTO 0, FCTE 0, 0, 52, 4, 5, 1, 417, 000713440,				
======================================	//,WRITE SLV CFG 0,PCTE,0,0,50,4,3,1,41/.003050944,14/				

How to debug in Virtual Emulation Platform (2)

- S/W debugging method
 - S/W debugger
 - Transaction monitoring

	======================================
🧐 🗇 🕕 ubuntu@ubuntu: ~/pcimem/pcimem	TX: DW0: Byte3(7:0)-Byte0(7:0)-> 01000040
/svs/devices/pci0000:00/0000:00:05.0/resource0 opened.	TX: DW1: Byte3(7:0)-Byte0(7:0)-> 0f000000
Target offset is 8x8 page size is 4896	TX: DW2: Byte3(7:0)-Byte0(7:0)->
mman(A 4896 Av3 Av1 4 Av8)	TX: DW3: Byte3(7:0)-Byte0(7:0)-> deadbeef
DCT Nemocy Calle	======================================
PCI Henory catts	TRANSMITTED PACKET RANGE 7:3 is 8and RANGE 2:1 is0and 40
PCI Memory Mapped to address 0xbds/e000.	RECEIVED PACKET FULL 1000040
App Start Time : 674091182	RECEIVED PACKET FULL 1000000
MEM Written Value at offset 0x4E14 (0x7fd1bd57ee14): 0xDEADBEEF	RECEIVED PACKET FULL TTTTTTT
App End Time : 674147442	RECEIVED PACKET FULL TITTTTT
NET Time : 56260	RECEIVED PACKET FULL IDU
/sys/devices/pci0000:00/0000:00:05.0/resource0 opened.	RECEIVED PACKET FULL GEGADEET
Target offset is 0x0, page size is 4096	RECEIVED PACKET FULL ITTITIT
map(A 4896 Av3 Av1 4 AvA)	RECEIVED PACKET FULL A
PCT Memory Calls	RECEIVED PACKET FULL 0
PCT Henory manand to address BubdC7a000	RECEIVED PACKET FULL ffffffff
PCI Memory Mapped to address 0x005/e000.	RECEIVED PACKET FULL ffffffff
App Start Time : 0/421/193	RECEIVED PACKET FULL 0
MEM Written Value at offset 0x4E18 (0x7fd1bd57ee18): 0xDEADBEEF	RECEIVED PACKET FULL 0
App End Time : 674271200	RECEIVED PACKET FULL fffffff
NET Time : 54007	RECEIVED PACKET FULL fffffff
/sys/devices/pci0000:00/0000:00:05.0/resource0 opened.	======================================
Target offset is 0x0, page size is 4096	TX: MEM_WR Address: b0010000 Length: 1 Seq: fff TC: 0
mmap(0, 4096, 0x3, 0x1, 4, 0x0)	IN DATA PRINTING 0 10and 0
PCI Memory Calls	IN DATA PRINTING I 1000040
PCT Memory manned to address Axhd57e888	IN DATA PRINTING 2 1000000
Ann Start Time : 674341107	TN DATA PRINTING 1 160
NEW Written Value at officet evicir (evidthdciante): evicandere	IN DATA PRINTING 2 deadbeef
Ann End Time (74262022	IN DATA PRINTING 0 10and 8
App End Tume : 074303933	IN DATA PRINTING 1 0
NET TIME : 22736	IN DATA PRINTING 2 0
App NET RATE(5000) : (2928528736) 585705	IN DATA PRINTING 0 10and c
address 0 4 8 C 0123456	IN DATA PRINTING 1 0
7SD+BOOLOOOO +DEADBEEE DEADBEEE DEADBEEE DEADBEEE 33-033-	IN DATA PRINTING 2 0
7CD+DO010010 DEODDEEF DEODDEEF DEODDEEF DEODDEEF 14 P14	Data fields of this packet are-> deadbeef
ZSU: BOOLOOIOI DEHDBEEF DEHDBEEF DEHDBEEF DEHDBEEF 1%-P1%-	======================================

Experiment results (1)

Factors	Previous Work			Proposed Work		
Feature	All	Completed	Coverage	All	Completed	Coverage
Normal operation (LTSSM, Speed Change, Interrupt, Bifurcation)	143	105	73.4%	143	120	83.9%
Transaction (Inbound, outbound, configuration, DMA)	38	23	60.5%	38	38	100%
Power Management (Aging, ASPM, PM)	33	11	33.3%	33	28	90.3%
Compliance	40	34	85%	40	37	92.5%
Total	254	173	68.1%	254	223	87.8%
						1

19.7% ↑

Experiment results (2)

- The Virtual Emulation Platform (VEP) is proposed for the validation of High-Speed Interface IPs
 - Enable us to develop target S/W codes and take OS-level tests with the full speed of HSI IP at a pre-silicon stage
 - Reduce the TAT of a HSI IP validation
 - Have unique benefits such as flexibility, debug capability with static environment and accessibility at early stage
- For a industrial testcase, the proposed VEP able to achieve 19.7% coverage increase and 33.3% TAT (Turn-Around-Time) reduction

Thank You

