

### Functional Coverage Collection for Analog Circuits – Enabling Seamless Collaboration between Design and Verification

### Zhipeng Ye, Honghuang Lin and Asad Khan Texas Instruments





- Background
- Motivation
- Analog Coverage Collector (ACC)
- Proposed Analog Coverage Collection Flow
- Example
- Conclusions



- From manager: When are we really done with verification?
- From designer: Are my blocks being verified thoroughly at chip level?







### **Types of Coverage**





 Functional coverage is a measure of which design features have been exercised by the tests



High quality Covergroups need to be constructed

[1] C. Spear and G. Tumbush, "SystemVerilog for Verification", Springer, 2012.



# **Coverage in AMS Domain**

- Coverage adoption in AMS domain has been in place
- Code coverage is not available for analog circuits
- Functional coverage is potentially available
- value\_of\_coverage *\alpha\_quality\_of\_covergroup*







• A lot of nets and nodes are in the analog circuits, even in a simple level shifter circuit





Multiple thresholds are available for each analog signal



Zhipeng Ye, Honghuang Lin and Asad Khan Texas Instruments



**Scenario B** 



Vout may become high even when V<sub>IN</sub> is low in scenario A !



 Documentation about analog circuit design is often times lacking details since historically analog designers are the verifiers as well





 For verification engineers, it is hard to construct high quality covergroups at the chip level testbench for analog circuits

 For analog design engineers, there are limited ways to transfer design knowledge







 The issues mentioned can be easily addressed if the analog designers have an efficient way to pass the design knowledge to the verification engineers



# **Analog Coverage Collector**

|  |  |          |  |  |    |    |   |   |   | Apply To only current 🔽 instance 🔽   |         |
|--|--|----------|--|--|----|----|---|---|---|--------------------------------------|---------|
|  |  |          |  |  |    |    |   |   |   | Show 🔲 system 🛄 user 👱 CDF           |         |
|  |  |          |  |  |    |    |   |   |   | Browne Beest Instance Labels Display |         |
|  |  |          |  |  |    |    |   |   |   | Property Value                       | Display |
|  |  |          |  |  |    |    |   |   |   | Library Name myLib                   | off     |
|  |  |          |  |  |    |    |   |   |   | Cell Name voltage_condition          | off     |
|  |  |          |  |  |    |    |   |   |   | View Name symbol                     | off     |
|  |  | <br>INTA |  |  |    | 11 |   |   |   | Instance Name I1                     | off     |
|  |  | INA      |  |  | 'n |    | - | _ | - | CDF Parameter of view verilogams     | Display |
|  |  |          |  |  |    |    |   |   |   | Net Name INA                         | off     |
|  |  |          |  |  |    |    |   |   |   | Symbol >                             | off     |
|  |  |          |  |  |    |    |   |   |   | Voltage Threshold 0.5                | off     |
|  |  |          |  |  |    |    |   |   |   | Voltage Error Torlerance 1e-09       | off     |
|  |  |          |  |  |    |    |   |   |   |                                      |         |

- ACCs are implemented with three views
  - Symbol

2016

ITED STATES

DESIGN AND VERIFICA

- VerilogAMS
- VerilogA

# Analog Coverage Collector CONTROL CON

- Information like net name and checking conditions can be specified
- The output becomes high when a specified trigger condition is met

| 4   |   |  |  |      |  |              |   |  |   |          | 🗙 💿 Edit Object Properties 🔹 🕘 💿     | 0 0     |
|-----|---|--|--|------|--|--------------|---|--|---|----------|--------------------------------------|---------|
|     |   |  |  |      |  |              |   |  |   |          | Apply To only current 🔽 instance 🔽   |         |
| 1   |   |  |  |      |  |              |   |  |   |          | Show 🔄 system 🖵 user 🗹 CDF           |         |
|     |   |  |  |      |  | i i          |   |  |   |          |                                      | _       |
| (a) |   |  |  |      |  | $\mathbf{N}$ |   |  |   |          | Property Value D                     | Display |
|     |   |  |  |      |  |              | X |  |   |          | Library Nama myLib off               |         |
|     |   |  |  |      |  |              |   |  |   |          | Cell Name voltage_condition off      | -       |
|     |   |  |  |      |  |              |   |  |   |          | View Name symbol off                 |         |
| 40  | _ |  |  | INLA |  |              |   |  |   |          | Instance Name I                      |         |
| -   |   |  |  | INA  |  |              |   |  | - | $\times$ | CDF Parameter of view verilonams     | Display |
| -   |   |  |  |      |  |              |   |  |   |          | Net Name IN Off                      |         |
| 3   |   |  |  |      |  |              |   |  |   |          | Symbol off                           |         |
| -   |   |  |  |      |  |              |   |  |   |          | Voltage Threshold 0.5                | -       |
|     |   |  |  |      |  |              |   |  |   |          | Voltage Error Torlerance 1e-09 off   |         |
|     |   |  |  |      |  |              |   |  |   |          | OV Concel Anely Defaulte Proving No. | Holp    |
|     |   |  |  |      |  |              |   |  |   |          | Cancer Approv Derauns Previous Nex   | Teib    |



```
module voltage condition output logic condition);
                        = \\";
parameter string vnet
parameter string symbol = "<" from '{"<", ">", "="};
Initial begin
  if (symbol == ">") dir = 1;
  else if(symbol == "<") dir = -1;</pre>
                          dir = 0;
  else
  ...
end
...
analog begin
 v val = $cds get analog value(H full, "potential");
end
endmodule
```





# **Identify ACCs from Netlist**

```
foreach my $line (read_file("$netlist_file")) {
  if ($line =~ m/^module.*$/) {
    $line =~ s/^\S*\s(\S+)\s.*$/$1/;
    chomp($line);
    $module_name = $line;}
  elsif ($line =~ m/^voltage_condition.*$/) {
    print("$module_name.voltage_condition\n");}
  elsif ($line =~ m/^current_condition.*$/) {
    print("$module_name.current_condition\n");}
  elsif ($line =~ m/^voltage_diff_condition.*$/) {
    print("$module_name.voltage_diff_condition.*$/) {
    print("$module_name.voltage_diff_condition\n");}
  elsif ($line =~ m/^voltage_diff_condition\n");}
  else {#do nothing} }
```

### **Result:**

>./grep\_acc.pl
LS.voltage\_condition
LS.voltage\_condition
LS.current\_condition
LS.voltage\_diff\_condition



3/2/2022

Zhipeng Ye, Honghuang Lin and Asad Khan Texas Instruments

### Example Circuit – Level Shifter



DESIGN AND VERIFICATION

AND EXHIBITION

TED STATES

#### CONFERENCE AND EXHIBITION UNITED STATES EXAMPLE Chip level Schematic



Zhipeng Ye, Honghuang Lin and Asad Khan Texas Instruments

```
      Design and verification
      Sample Code of TB

      Inited states
      Sample_design();

      electrical vddldo;
      logic

      logic
      c_in1;

      logic
      c_in2;
```

```
sample_design (*integer library_binding = ``<library>"*)DESIGN
(.vddldo(vddldo),
.vddlp8v(vddlp8v),
```

```
sample_cov (*integer library_binding = "<library>"*)_covergroup
(.in1(c_in1),
.in2(c_in2),
```

```
assign c_in1 = DESIGN.I1.I1.condition;
assign c in2 = DESIGN.I1.I2.condition;
```



## Sample Code of Covergroup

```
module sample cov(in1, in2, ...);
input in1;
input in2;
•••
covergroup sample_cg_in;
  option.per instance = 1;
  cov in1 : coverpoint in1;
  cov in2 : coverpoint in2;
  cov cross: cross cov in1, cov in2;
endgroup
initial begin
  sample_cg_in cg_in;
  cg in = new();
end
endmodule
```

### **Coverage Results**





2016

DESIGN AND VERIFICATION™

CONFERENCE AND EXHIBITION



• ACC is an efficient method to pass information from analog designers to verification engineers

• Meaningful Covergroups can be easily constructed for analog circuits to track verification progress

• ACCs stay with schematic, make them reusable and portable



### **Questions & Answers**



Zhipeng Ye, Honghuang Lin and Asad Khan Texas Instruments