

Full Flow Clock Domain Crossing - From Source To Sí

Mark Litterick, Verilab, Germany





- Overview
 - pre-silicon flow, metastability & MTBF, timing analysis for CDC & synchronizers
- Physical Requirements
 - 2FF, parallel, handshake & phase-detect synchronizers
 - timing requirements & failure modes
- Continuity & Closure
 - pragmatic solutions for encapsulation
 - SVA timing checks for continuity
 - closure using gate-level CDC analysis, constraints management & CDC review





02/03/16

- Violation of setup or hold times causes metastability
 - unstable state eventually decays to 0 or 1, but unpredictable!
 - real-life transistor effect, not observable in simulations or formal
 - cannot be avoided, must be designed around & managed
- Mean Time Between Failures (MTBF)
 - probability of metastability not decaying to stable legal value in time for the next sampling event => catastrophic failure

Parallel Synchronizer

2016

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

2016 DESIGN AND VERIFICATION[™] DVCDN CONFERENCE AND EXHIBITION

Failure: Path Variance

CDC bus under-constrained, e.g.

- marked as **false-path** (unconstrained)
- marked as **multi-cycle path** (either clk)
- using slow destination clock period
- default constraints (slow-speed scan)

No absolute path delay requirement, but relative timing for all parallel paths must ensure in-order and variance >Tw

Pragmatic: delay for all paths must be less than one source clock period

DESIGN AND VERIFICATION™ Handshake Synchronizer

2016

CONFERENCE AND EXHIBITION UNITED STATES

CONFERENCE AND EXHIBITION INITED STATES ENDEMONIAN Failure: Slow Path

2016 DESIGN AND VERIFICATION **Phase-Detect Synchronizers** CONFERENCE AND EXHIBITION UNITED STATES **d1** digital delay line ► d2 d1 **c2 d1 d2 →** d2 conflict **c2 c1** detect

Encapsulates & protects many of the physical concerns (not eradicated!)

- Synthesize to meta-hard FF or (better) 2FF macro-cell
 - hard to map all RTL to desired circuits (e.g. no reset, no scan)
 - manageable with internal blocks, difficult with third-party IP
- Instantiate meta-hard FF or 2FF macro-cell into RTL
 - compromises portability and flexibility of the RTL (RTL becomes technology and frequency dependent)
 - manageable for internal designs and technology derivatives
 - inappropriate or impossible if using or supplying third-party IP

- SVA allows *time* and *EventExpression* formal arguments
- Actual arguments are supplied by assert property statement

a_meta_sub_cycle: assert property (p_max_time(posedge clk, m, 300ps));

maximum **delay** from **posedge clk** to any **change** on **m** must be less than **300ps**

 Use assertions for both RTL and gate-level Provides good **safety net** for validating **closure** on some **timing**-based **intent** ...

... but **be aware** that assertion **binding** to **optimized netlist** can be **non-trivial!**

- Gate-level CDC analysis
 - some formal CDC analysis tools can handle GL complexity
 - add structural checks, clock-tree aware, reuse RTL intent
 - complement, but do not eradicate CDC-aware STA

Constraints management

- evolution and refinement of constraints is major issue
- especially with multiple tool vendors in the flow
- tools emerging to manage & validate equivalence of constraints
- Multi-discipline CDC reviews
 - recognize that CDC is not just an RTL problem...
 - review CDC functional operation and synchronizer physical implementation with a multi-discipline multi-talented team!

- Presented an **overview** of the **problem**
 - RTL verification of CDC is necessary but not sufficient
 - additional requirements need to be understood front & back-end
- Illustrated detailed hazards for some common synchronizers
 - intra-domain operation within synchronizers
 - inter-domain CDC requirements and relationships
- Discussed some pragmatic solutions & tool advances
 - anything which closes the gap is good!

Primary goal: raise multi-discipline CDC awareness

2

mark.litterick@verilab.com