

Design & Verification Conference & Exhibition

Sponsored By:



#### SYSTEMS INITIATIVE February 28 – March 1, 2012

#### From Spec to Verification Closure:

A case study of applying UVM-MS for first pass success to a complex MS-SoC design

by Neyaz Khan Senior PMTS Maxim Integrated Products by

Yaron Kashai Distinguished Engineer Cadence Design Systems







# Why apply metrics Driven verification (MDV) to Analog?



- MS Verification Challenges growing exponentially
  - Digital IP:  $\leftarrow \rightarrow$  Interface with real world analog in nature
  - Analog IP: ←→ Complex digital control Calibration, Low-Power, Numerous operating modes
- Traditional methods manual and inefficient
  - Static in nature, little interaction between digital & analog
  - Manual and limited throughput & scalability
  - Fuzzy signoff metrics
- Existing Approaches based on simple black-box models of analog inadequate. How to automate, verify & measure:
  - Complex interaction between digital & analog
  - Complex dependencies feedback loops
- Evolution: Augment traditional Analog Verification with MDV



### How to apply MDV to Analog?

SYSTEMS INITIATIVE

Sponsored By:

- Extend UVM concepts to cover M/S: UVM-MS
  - Analog uVC
  - Sequences for Analog
  - Analog Coverage
  - Analog Checks
- Make UVM aware of analog concepts:
  - Sampling rate
  - Sampling window
  - Trigger event
- Verification Planning
  - Executable vPlan for Analog
  - Analog checks, metrics mapped to the vPlan
  - Analog metrics annotated back to the vPlan





accellera

SYSTEMS INITIATIVE

### Applying UVM-MS at IP & SoC Level





SYSTEMS INITIATIVE

acce

#### **DUT – Noise Cancelling Receiver**

- Main lobe signal carries data + noise
  - Carrier signal is 1-3 GHz
  - Noise modeled by 1-100 KHz small signal
  - Data is short bursts of 30-40 KHz small signal
- Side lobe signal carries noise only
- **Digital controls** 
  - Gain setting for each channel
    - Table of expected gains
  - Side lobe select
    - In "off" setting, mixer takes locally generated frequency ("LO") no noise cancellation

Challenge

- In "on" setting, mixing side lobe eliminates noise
- Main output checking
  - Lookup table converting from data frequency to voltage







accelle

#### Creating Executable Verification Plan for Analog



### Verification Plan - Planned Analog Coverage

SYSTEMS INITIATIVE Enterprise Planner - O X File Edit View Insert Tools Help New vPlan Load vPlan (\*.ep, \*.ep.vplan)... 🛱 🖁 Save vPlan 🔊 Undo Ca Redo IP.1.ep.vplan Field profile: vPlan Editor Plan Specs Implement Updates Inventory 😬 🔡 😫 😫 🎱 Item type vplancovmap Full path VGA/Gain/Gain Measured/Actual Measured Gain/real\_gain\_stage1 Plan Analog IP-level vPlan Analog IP-level vPlan Plan 🞑 1 - VGA 🔶 🛄 1.1 - G Planned Analog Coverage ain Control Settings (driven) 1 1 1.2 – Oain Measured 1.1.2 - Actual Measured Q cov@ real\_gain\_stage1 COVO Priority al\_gain\_stage2 cov@ real\_gain\_stage3 cov@ real\_vga\_gain\_db Implementation notes cov@ real\_atten cov@ cross\_real\_gain\_stage1\_real\_vga\_gain\_db Parameters Click here to edit parameters COVO ross\_\_real\_gain\_stage2\_\_real\_vga\_gain\_db Status Planned covo cross\_real\_gain\_stage3\_real\_vga\_gain\_db Verification scope 1.1.7 2 - Control values for Gain (sampled) Mapping pattern 2 - Functional Init-Blk2 Disable (deprecated) 3 – Functional-unit Block3 Exclude from grading 🔁 4 – Power Up-Dow Items filter 5 - Test Scenarios CovType (undefined) Buckets filter Unmapped Subcross Implementation: Source Coverage: 1 total, 1 planned, 0 mapped (designed), 0 mapped (imported) Checkers: 0 total, 0 planned, 0 mapped Planned -- no mapping pattern Effective scopes: default Testcases: 0 total, 0 planned, 0 mapped 2010-06-23 at 15:57:53 -- autosaved /net/sjnapd02/vol/fes\_dmsv/nkhan/methodology/lm1.v2.0/vplan/IP.1.ep.vplan Ready

Neyaz Khan, Maxim Integrated Products



Sponsored By:

### Closing the loop – Map Collected to Planned Coverage in vPlan



#### Neyaz Khan, Maxim Integrated Products

Sponsored By:

acce



**accelle** 

#### Simulation Setup





acce

#### DUT Operation: Data Symbols Extracted from Noisy Signal





## SYSTEMS INITIATIVE

#### **Analog Checkers**





## SYSTEMS INITIATIVE

#### **Triggering Checks**





#### **Assertion Based Checkers**



SYSTEMS INITIATIVE



*Check1\_Stage2: assert (always)*  $(\{reg\_side\_sel == 1\} \mid => \{V(side\_out) == 0.0\}$ ) @(posedge ctrl\_write\_clk) );



acce

#### End-to-End Checks using Scoreboard





SYSTEMS INITIATIVE

acce

### Achieving Verification Closure – Analyzing Analog Coverage

- O X **Coverage column Check Column** Reports the percentage of Reports the Individual Coverage coverage points that have filled, percentage of Reports individual coverage failed and passed assertions that have completed points that have filled successfully Correlate | Source vPlan File Rank Plan: /net/sinapd02/vol/fes\_dmsv/nkhan/workshop/ncr/training\_lab/labs/lab4/vplan/NCR.mapped.vp 12 **Goal Relativ** Plan TH. Refinement Mode: local Perspective: [automatic top] Info Display: Relevant Metrics -Input symbols & & 10.0561 2 - automatic\_top Showing 10 elements Hits Scale: 13 ė- 🖻 NCReceiver Grade Runs Hits At Least t Least Name Hits 2.1.1 - Gain accuracy 15 DC α D 1 Gain accuracy check 15 Top Ó. Ô. 1 2.1.2 - Modulation detection 1018-105 10% Δ 11 òn chuder Input symbols 10% в 1 9 1 Symbo match scoreboard Ressed 110% C. 13 1 1 Symbol detect timing D 1 1 10% F scoreboard\_empty\_at\_end 1 110% E 1 N/A 2.1.3 - Test mode 18 High Ú 🖻 - 🚞 45.5 2.1.4 - Control regs NJA. others. D E- 📄 🛛 28% 2.1.5 - Input signal H- 🛄 115 2.1.5.1 - Carrier 415 🗩 - 🥅 the checkst 2.1.5.2 - Noise Details Source Functional Simple Item General Name sys.tb\_env.data\_src.agent.monitor.cov\_dms\_mswire\_measureme Spec text: The signal may be amplitude modulated by frequencie Prev & Next IMatch case Find: Simulation Ready

## Design & Verification Conference & Exhibition

#### Sponsored By:

## accellera

## Applying advanced verification concepts from digital verification realm very helpful for Analog IP verification

• UVM based

Conclusion

- Reconfigurable and reusable at both IP & SOC level
- Executable verification plan
  - Know up front what's needs to be verified.
  - Identify Missing specs
  - Prioritize and manage resources and focus where needed
- Analog coverage
  - Provides an impartial metric of design quality
  - Highlights what was verified and more importantly what was not!
- Automated checks for Analog is a must have
  - Too many problems missed by traditional approach of eyeballing...
- Verification environment reusable at many levels
  - Tradeoff speed vs. accuracy: DUT (Verilog-AMS, wreal-model, Spice)

#### High impact on Quality, Predictability and Productivity