

### Formal Verification of Connections at SoC-level

Penny Yang, Prasun Das, Yuya Kao, Mingchu Kuo









 Complete verification of connections at SoC level is a fundamental requirement to ensure correct operation





# SoC Challenges – Padmux

- Larger gate count, but limited I/O pins
- Leads to shared I/O pins, muxing to control access
- Requires significant high level interconnect wiring
- Introduces significant possibility of errors
- Hard to do ECO because combinational logic is often optimized after synthesis





## SoC Challenges – Global reset

- SoC designs have multiple sources of global reset, such as power-on reset, hardware reset, software reset and watchdog timer reset.
- These are top-level signals that should be connected to all asynchronous resets in the design, i.e., all asynchronous resets in the design should be asserted when the global reset is asserted.
- Taking watchdog reset verification as an example, a directed test created to verify if the watchdog reset operation works correctly must trigger the watchdog reset condition in the middle of the simulation to check if the watchdog reset has propagated to all the intended flip-flops in the entire SoC.





- Before using formal verification, chip level simulation was used to verify the connections at SoC-level.
  - Fewer simulation patterns in chip level environment
  - Corner case bugs sometimes appeared in uncovered codes
  - Integration of chip level test-bench often comes late in a project cycle
- To be able to shift left, formal verification is adopted due to its exhaustiveness and easy setup.

| und per Week | Architecture<br>Static & Formal<br>Environment Setup<br>Verification IP | Debug<br>Simulation | Earlier…<br>Virtual Prototyping<br>Emulation<br>HW-SW Bring-up<br>Prototyping |
|--------------|---|---------------------|---|
| Bugs Foun    | Verification IP   | Simulation          | Prototyping<br>Software Development<br>System Validation Time                 |





- Formal property verification has been proven to be a reliable method for different kinds of designs' verification signoff. However,
  - Run time could be several days and the iterations was very slow.
  - Manual abstraction is required to achieve full proof
  - Require design knowledge to partition the SoC into several different subsystems, black-box the modules that were not used, constrain the designs with constants and assumptions.
  - Several months to work on these settings from the beginning till the end of the project
- Trial and error was time consuming and manual abstraction was also prone to false alarms.



## Using formal Application on connectivity checking

- Formal Applications are customized for easy setup, use, and debug.
- It is perfect for beginners because there is no need to have formal background or knowledge to write SVA.
- Problems which are ideal for formal connectivity checking
  - SoC I/O Connectivity
  - Block pin muxing/demuxing
  - Connectivity & constant checking of macros
  - Scan mode connectivity & constant checking
  - Reset and global signal connectivity
  - Registers to Debug Bus

## **Difference between CC and FPV**

#### **Connectivity Checks**

2018

- Value check and directional connection
- With auto-blackboxing mechanism
- Can debug through schematic + waveform + text

#### **Formal Property Verification**

- Temporal and combinatorial signal relationships
- No notion of direction in SVA
   "Out2 == Po2" same as "Po2==Out2"
- Manual partition and abstraction
- Can debug through waveform



# **Connectivity Checking App**

- Tcl commands, CSV formats and Excel files are supported as the input format.
- User can debug the logics in the path using schematics/text/waveform.







# Generate reset and register list report\_ff\_reset -list # Reset path set cpu\_rst\_en u\_reset.wdr source reset\_checker.tcl

Editing

- Source
- Destination
- Enable
- Name
- Start line
- Comment pattern

```
#reset_checker.tcl
add_cc -name c1 -src 0 -dest u_cpu.resetn_i -enable $cpu_rst_en
add_cc -name c2 -src 1 -dest u_cpu.g1.reset_i -enable $cpu_rst_en
...
```

ber

Cells

Name

in2A

in1B

out2A out1B

Alignment

fx out1B

5

top.in\_mux\_sel == 1'b0

top.in mux sel == 1'b1

top.out\_mux\_sel == 1'b0

top.out mux sel == 1'b1

u\_io.PAD\_MDAT.I, u\_cksys.dsp\_out,{gpio\_mode==6}, a2

Enable

u\_cksys.tck, u\_io.PAD\_MCK.O,{gpio\_mode==1}, a1

Font

To

top.myCoreA.In2

top.myCoreB.In1

Clipboard 5

1 From

Pi2

3 Pi3

...

D5

4 top.myCoreA.Out2 Po2

#padmux checker.csv

top.myCoreB.Out1 Po2



## **Debug Structurally Disconnected Path**

• Structurally disconnected check

[Error] CC\_UID017: Connection 'InA2\_2\_Pi1' is structurally disconnected. No path from source to target. Please fix the connection

• Debug specific path

```
91 PIN-BIDIR west_mux.pad2 (HS = multi_path_switch)
 92 PORT-BIDIR west_mux.pad2 (HS = inout_mux)
 93 OPERATOR west mux.out2 CONNECT (HS = inout mux)
 94 PORT-OUT west_mux.out2 (HS = inout_mux)
 95 PIN-OUT west_mux.out2 (HS = multi_path_switch)
 96 PIN-IN east_mux.B3 (HS = multi_path_switch)
 97 PORT-IN east_mux.B3 (HS = inout_mux)
 98 OPERATOR east_mux.muxB MUX (HS = inout_mux)
 99 OPERATOR east_mux.pad2 BUF_IF (HS = inout_mux)
100 PORT-BIDIR east_mux.pad2 (HS = inout_mux)
101 PIN-BIDIR east_mux.pad2 (HS = multi_path_switch)
102 3 internal objects
103 11
4
     vcf>
            VC Formal Console
   Message
```



### **Debugging in Schematic View**





### **Debugging in a single GUI platform**







| Case     | # of connections for verification    | Verification<br>time w/<br>traditional FPV<br>based CC flow | Verification<br>time w/<br>Optimized CC<br>flow | Improvements |
|----------|--------------------------------------|---|---|--------------|
| Reset 1  | 173981 (103971 proven, 70010 failed) | 35 hrs  | 40 mins   | 52X          |
| Reset 2  | 25000 (23241 proven, 1759 failed)    | 4 hrs   | 12 mins   | 20X          |
| Reset 3  | 1 (1 proven)                         | 8 hrs   | 3 mins  | 160X         |
| Padmux 1 | 4732 (4731 proven, 1 failed)         | 4 hrs   | 3 hrs   | 1.3X         |
| Padmux 2 | 447 (441 proven, 6 failed)           | 5.6 hr  | 3.4 hr  | 1.7X         |

The design is an SoC with 64,056,916 register bits





- The application of CC is optimized for connectivity checking problems.
- The run time for formal verification is improved significantly with the innovative automatic abstraction flow optimized in CC compared to FPV.
- Thus, we can easily integrate the commands into MediaTek's regular flow using either tcl or csv format





- This presentation presents highly automated methodologies using Formal techniques to verify the correctness of global reset schemes and padmux connection, without the large amount of effort required by manual abstraction in SoC.
- The methodologies described above have been deployed on 10 projects at MediaTek.
- As the results show, we have found that the strength of CC App is more efficient than pure FPV based connectivity verification methodologies.
- The connectivity verification flow can be completed in hours, without any inconclusive properties, on an SoC size design.





- Measure Connectivity Checking Coverage
- Spec completeness are all paths checked?
- Combine with simulation coverage data for connectivity checks
- Uses the same toggle coverage goals as VCS
- Creates a coverage database that can be merged with simulation connectivity coverage data



### **Connectivity Coverage in GUI**

| S <ver< th=""><th>i:vdCoverage:1&gt;<vdb: cc_tgl_cov.vdb=""> (on vgintwm233)</vdb:></th><th> ×</th></ver<> | i:vdCoverage:1> <vdb: cc_tgl_cov.vdb=""> (on vgintwm233)</vdb:> | ×  |
|--|---|--|
| <u>Fi</u> le V <u>i</u> ew <u>P</u> lan <u>E</u> xclusion Tool <u>s</u> <u>W</u> indow <u>H</u> elp        |   | 2 -  |
| 🗀 📴 📑 📆 🎇 🌄 🗟 🗴 🖧 🥝 🔾 Tree 🛒 🖉   | 🗩 💭 💐 🗳 🔹 🕬 🛞 🖬 🕹 🚳 Cr 🔏 🖛                                      |  |
| Summary  | CovSrc.1: multi_path_switch                                     | <u> </u>   |
| Hierarchy Modules Groups Asserts Statistics Tests  |   | /remote/vgmonetfv1/andersn/files/altera/multi-path/multi_path_switch.v     |
| * 🗾 🗄  | 0 1 module multi_path_switch (input clk, reset,                 |  |
| Name<br>Score Toggle     Sore 25.26%     25.26%  | 0 2 input [23:0] csr_data,                                      | <pre>oe_south, oe_west, oe_east,<br/>clk_3N,<br/>clk_3S,<br/>clk_3W,</pre> |
| CovDetail  |   | 1 - B  |
| Line Toggle FSM Condition Branch Assert  |   |  |
|  |   | - 11   |
| Variable   |   | depth  |
|  |   | deptri   |
| 🔺 clk 1E port 100.00% 🗢  |   |  |
| 🔺 clk_1N port 100.00% 🗢  |   |  |
|  |   |  |
| ▲ clk_1W port 100.00% \$   |   |  |
|  |   |  |
|  |   |  |
|  |   |  |
| Variable     0->1     1->0     depth   |   |  |
| L A clk X  |   |  |
| CovDetail Exclusion Manager Message  |   |  |
|  |   |  |