

# Formal Proof for GPU Resource Management

Jia Zhu, Chuanqin Yan, Nigel Wang Advanced Micro Devices Co., Ltd





- Design Overview & Motivation
- Formal Verification Challenges & Solutions
- Mutation coverage in Sign-off
- Conclusions





# Design Overview & Motivation







#### Radeon™ RX 480 GPU at a glance

- 14nm FinFET process
- 1 Graphics Command Processor
- ▶ 4 ACE
- > 2 HWS
- ▶ 36 Compute Units)
- ▶ 4 Geometry Processors
- > 32 Pixels Output/Clock
- 144 Texture Units
- > 576 32b Load/Store Units
- 2 MB L2 Cache
- > 256-bit GDDR5
- ► AMD CrossFire<sup>™</sup> technology
- ▶ DisplayPort<sup>™</sup> 1.4-HDR, HDMI<sup>®</sup> 2.0b
- Video Encode/Decode acceleration
- PCle<sup>®</sup> 3.0



Under embargo until June 29, 2016 at 9 a.m. EST.

#### AMD**A** | RADEON™

#### Reference from: http://www.tuicool.com/articles/meeaYfq



#### Chuanqin Yan (AMD)



- Compute units are the key module in modern GPU
  - Graphics shading
  - General-purpose computing
- Typical GPU resources required by compute units
  - Scalar/vector general-purpose-registers
  - Local data share
  - Barrier resource
  - Computing slot
  - Scratch buffer
- Resource management is critical in GPU



- The resource block
  - 6 different types of resources
  - Uses a big bitmask to track the status of resources
  - Decides which shader request can be launched







- Controllability
  - Large resource pools, hard for coverage closure
  - Numbers of configurations to walk through
- Observability
  - Arbitration results are timing-dependent
  - No way to create an accurate reference model for concurrent allocation/de-allocation



- Why do we choose Formal Verification?
  - Exhaustive coverage with high controllability
  - White box verification with high observability
  - Advantage in verifying control-intensive logic
  - Friendly debug support
- Use VC formal from Synopsys



# Formal Verification Challenges & Solutions







- Legality checkers for all resource types
- End-to-end checkers for data integrity, etc.
  - e.g. alloc\_size
- Interface checkers for interface protocols
  - e.g. task\_id must be consecutive in a workgroup for group requests.
- Internal checkers for arbitration mechanism
  - e.g. LRU algorithm
- Automatically Extracted Properties generated by VC formal





## State explosion cause

- Constraint/checker complexity
- Design complexity
- Deep sequential depth

## Formal convergence skill

- Constraint/checker abstraction
- Design abstraction
- Bounded proof

Resource A	
Bitmask size per SIMD:	m bits
Number of SIMDs:	n
req_size:	w bits
Possible states:	2 <sup>w</sup> * 2 <sup>m*n</sup>



- Unavailable resource can't be allocated.
- Available resource can't be de-allocated.
- Allocation and de-allocation can't happen to one resource at the same time.



- Base
  - The "bit mask" design is a symmetric implementation
- Solution
  - Symbolic random variables to check if <u>ANY single bit</u> in the scoreboard is allocated and de-allocated legally



- Base
  - DUT can be scaled down to a smaller configuration.
  - Different types of resources are independent from each other.
- Methodology
  - Down-scale configuration to smaller one
  - Blackbox unconcerned resource types.





- Base:
  - If the scoreboard starts from an arbitrary legal status, then doing one allocation/de-allocation is enough to cover all of the possible scenarios.
- Solution:
  - Exclude reset logic to customize initial states







- Bounded proof depth calculation
  - 5 cycles needed to do one operation
    - allocation for 4 cycles, and/or
    - de-allocation for 5 cycles
  - 1 extra cycle added for safety
- Run time with depth=6 for resource A



Run time in minutes

## DVCONFERENCE AND EXHIBITION UNITED STATES

- Original sign-off list
  - Every output signal is covered with at least one checker.
  - We achieved bounded proof for all of the checkers with depth 6.
  - We can achieve virtually 100% code coverage and 100% functional coverage in 6 cycles.

Only guarantee the reachability of formal verification



# **Mutation Coverage In Sign-off**







- Measure the quality of verification environment
  - Error injection to find property holes
  - 4 types of errors inserted
    - The DUT allocates more resources than expected.
    - The DUT allocates less resources than expected.
    - The DUT de-allocates more resources than expected.
    - The DUT de-allocates less resources than expected.

#### All the 3 legality checkers are still proven There are verification holes



- Will break forward progress with enough depth
  - Reset abstraction/bounded proof reduce the depth
- No immediate observability for scoreboard itself
  - Should add property for internal scoreboard status.





• check if each resource state transition works correctly

#### DESIGN AND VERIFICATION DVCON CONFERENCE AND EXHIBITION UNITED STATES UNITED STATES

- Challenges for mutation injection
  - Large number of mutation for certain design
  - Time-consuming to check mutation coverage
- Two mutation coverages are defined for trade-off
  - **1. Functional mutation coverage** 
    - $\checkmark$  Manually defined, explicit coverage based on SPEC
    - $\checkmark$  Measurement for observability of interests
  - 2. Structural mutation coverage
    - ✓ Auto-generated, implicit coverage based on RTL structure
    - ✓ Can be numerous

### Combine functional and structural mutation coverage Use certitude from Synopsys



## Mutation coverage result from certitude

- **33%** non-detected faults.
  - 9 errors are the resource leakage related issues.
  - **19** errors are related to logic redundancy.
  - 37 errors are covered by other types of checkers, like the "reserve" and "cu\_locking" logics.
  - 172 errors are related to resource search logic as we expect.
    ✓ similar to issues in resource status logic.
    - ✓ after reset abstraction, the reset logic of resource search is cut off from DUT.
- 67% detected faults.



Platform: HP 8 core workstation, 64G mem



Manual injection:manually defined, manually injectedStructural mutation:fully auto-error injection by toolFunctional mutation:manually defined, but auto-injected by tool

3/1/2022
----------

## DVCONFERENCE AND EXHIBITION INITED STATES

- Manual mutation coverage functional
  - For critical functions, abstraction related parts
  - alloc more/less, de-alloc more/less for this case.
    Guide tool to inject arithmetic error into target design file
- Auto mutation coverage structural
  - auto-inject by EDA tool
  - Reset, connectivity, arithmetic, etc.
  - Restrict the number of errors
  - Low priority errors.
- Trade-off between performance and confidence
- Add mutation coverage into our formal sign-off list.



- Formal verification solves our challenges in simulation
- Manual interventions are required for FPV convergence
- Verification holes may be introduced
- Mutation coverage helps a lot for formal sign-off
- Trade-off between functional mutation coverage and structural mutation coverage for best ROI





- Thank Vigyan Singhal and Chirag Agarwal from Oski Thank Xiaolin Chen, Jimmy Sun, Huang Feng from
- Synopsys
- Thank Matthew Znoj, Mark Anderson from AMD Shader
- **Processor Input team**
- Thank Christeen Gray from AMD GFXIP methodology
- team