Formal For Adjacencies Expanding the Scope of Formal Verification

M Achutha KiranKumar V Bindumadhava Ss **Vichal Verma** Savitha Manojna



Intel Technologies Ind Pvt Ltd



AGENDA

- Motivation
- Formal for Post-Silicon Debugs
- Formal beyond Equivalence
 - Hierarchical Equivalence
 - Schmoo Formal
- Formal Connectivity
- Results
- Conclusion



DESIGN AND VE

Motivation

• Bug escapes are expensive



DESIGN AND VERIFICATION

NDIA



Way-out??

- Embrace the best of technologies (FV wherever possible)
 - Pre-Si Formal Bring Formal Mainstream
 - Post-Si Formal
- Explore Adjacent areas for FV
 - New applications of Sequential Equivalence
 - Connectivity
 - Performance??? (Stay tuned for our next paper)





Post Silicon Debugs







Formal for Post Silicon







Formal saving Post Silicon effort

REDUCTION ACHIEVED IN VERIFICATION TIME WITH FV METHODOLOGY



Traditional DV Formal method



DESIGN AND VE

Can formal be applied on Adjacencies?

We say, Why not?





© Accellera Systems Initiative

Formal Equivalence @ chip ??

- Known application of Sequential Equivalence at the Unit level boundary: Timing fixes, clock gating, chicken bits
 - M AchuthaKiranKumar V, Aarti Gupta, Bindumadhava S S, "RTL2RTL Formal Equivalence: Boosting the Design Confidence"

(Best paper @ DAC 2015)

- Can Equivalence be scaled up??
- Chip Level boundary: RTL-RTL Sequential Equivalence Checking ?
 - Derivative project, Intended partitions not effected
 - Simulation regression multiple days





Formal Equivalence @ Chip Level







DESIGN AND VERIEIC

Chip level Equivalence savings

REDUCTION ACHIEVED IN VERIFICATION TIME WITH FV METHODOLOGY





DESIGN AND VERI

SCHMOO FV

- Transactional Equivalence
 - RTL to generate the same output, for different streaming bandwidths







SCHMOO FV contd..,





DESIGN AND VERIFICATION

Schmoo Formal Results

REDUCTION ACHIEVED IN VERIFICATION TIME WITH FV METHODOLOGY





DESIGN AND VERI

Connectivity Verification beyond SOC?

• Simple Application applicable on various adjacencies

- Full Chip bring up
- Connecting checkers and trackers at FC
- Delivering sub system to SOCs
- Repeater addition model sanity
-many more





Practical application

- Start with a base and scale up the connections
- Use existing features and make formal indispensable





DESIGN AND VE

Consolidated Results

REDUCTION ACHIEVED IN VERIFICATION TIME WITH FV METHODOLOGY





DESIGN AND VER

Conclusion

- Formal beyond traditional applications
- Expand Formal into adjacencies
- Proper application of Formal delivers high ROI
- List to keep expanding to the adjacencies
- Formal will keep expanding
- Formal to become mainstream eventually (Liveness property !!!!)





Questions



