

Facilitating Transactions in VHDL and SystemVerilog

Rich Edelman, Mentor, A Siemens Business, Fremont, CA, US (rich_edelman@mentor.com)

Abstract—This paper presents transaction recording and debug to the VHDL and SystemVerilog user via many different techniques: including traditional SV coding with bind, VHDL coding with bind and VHDL integration with UVVM. Transaction modeling will also be discussed for IP developers and System modeling.

Keywords—Transactions, VHDL, Verilog, SystemVerilog, Debug, Verification IP

I. INTRODUCTION

Transactions, transaction recording and transaction debugging techniques have been available for many years, mainly using SystemVerilog or Verilog interfaces. A wider audience using VHDL and transactions can be imagined, with a native VHDL use model and some examples and a transaction recording best practices.

This paper uses various examples from SystemVerilog[1], UVM[2], VHDL[3] and UVVM[4] to illustrate the concepts. The complete source code is available from the author. This is not a SystemVerilog, UVM, VHDL or UVVM training example; the reader should have a solid background in SystemVerilog, UVM or VHDL and UVVM.

The goal of this paper is to educate and enable debugging with higher level transactions while writing very little extra code. For example, a quad AES system with 4 parallel AES engines, with a UVM testbench and virtual sequences, Verilog memory and VHDL memory could be visualized as



Figure 1 - System Transactions for quad AES System

II. TRANSACTION OVERVIEW

A. Using Built-in UVM Transaction Recording

The UVM has a built-in transaction recording mechanism for UVM sequences and UVM sequence items. When a sequence is started, a "begin transaction" occurs. When a sequence ends, an "end transaction" occurs. This automation is very handy to record transactions with very little effort. Unfortunately the transactions recorded are



sub-optimal. Nevertheless, they are still useful and should be considered. They define the UVM transactions for stimulus generation using sequences and sequence items.

	ŧ	Signal Name	Values C1	80000		80500	
B I		simple0	simple0(10)		simple	0(10)	
_			_addr:32'h00000384		simp	le0	
		name	simple0	simple0			
÷		start_addr	320	320			
e		end_addr	384	384			
│ │ <mark>╘</mark> ┳───		S0	ation:32'h00000009		1	t824	
		name	t824		1	t824	
		rw	READ			READ	
•——		addr	338			338	
÷		data	2a			2a	
÷		duration	9		9	9	

In order to record the sequence attributes, the function do_record is implemented in the sequence by the user. Do_record defines which attributes of the class should be recorded as attributes. The do_record below uses the preferred "type-less" macro `uvm_record_field. This macro allows SystemVerilog to figure the actual type and record it automatically[6].

```
class simple_sequence extends uvm_sequence#(transaction);
   `uvm_object_utils(simple_sequence)
   transaction t;
   bit [31:0] start_addr;
   bit [31:0] end_addr;
   function void do_record(uvm_recorder recorder);
     super.do_record(recorder);
     `uvm_record_field("name", get_name())
   `uvm_record_field("start_addr", start_addr)
   `uvm_record_field("end_addr", end_addr)
   endfunction
```

Figure 2 - Sequence Transaction Recording

In this testbench, the sequence attributes control the sequences items attributes that get generated. In order to record the sequence item attributes, the function do_record is implemented in the sequence item.

```
class transaction extends uvm_sequence_item;
   `uvm object utils(transaction)
  rand rw t
                    rw:
  rand reg [31:0] addr;
            [31:0] data;
  req
  rand int duration;
  function void do record(uvm recorder recorder);
    super.do record(recorder);
     `uvm record field("name", get name())
     `uvm_record_field("rw", rw.name())
`uvm_record_field("addr", addr)
     uvm record field("data", data)
     uvm record field("duration", duration)
  endfunction
endclass
```

Figure 3 - Sequence Item Transaction Recording

The automation provided in the UVM is for sequences and sequence items. Many other places in the testbench can benefit from transaction recording, including drivers, monitors and scoreboards. This is one of the drawbacks of the automation – despite the automation, some of the most interesting transactions are not automated.

B. Using a Transaction Recording API

The Veriog PLI or function call Transaction Recording API was first introduced in 2003[5]. It is designed to be simple, small and lightweight. It can be deployed in UVM, SystemVerilog, Verilog, VHDL and other languages. Any code can be instrumented with these API calls, not just UVM code. The API is small, consisting of 8 entry



points, two of which are almost never used (add_relation, delete_transaction). This is a small, lightweight API, but it is vendor specific. Conveniently, over the years each vendor has implemented relatively the same API. The standard proposal from 2003 was never adopted as a standard, but rather it has become a standard – at least a recommendation for the vendors.

Verilog	VHDL
<pre>\$add_attribute(trHandle, value, attribute_name)</pre>	add_attribute(trHandle, value, attribute_name)
\$add_color(trHandle, color)	add_color(trHandle, color)
\$add_relation(trHandle, trHandle, relation_name)	add_relation(trHandle, trHandle, relation_name)
\$begin_transaction(stream, trName, begin_time, parent_tr)	begin_transaction(stream, trName, begin_time, parent_tr)
<pre>\$create_transaction_stream(stream_name, stream_kind)</pre>	create_transaction_stream(stream_name, stream_kind)
\$delete_transaction(trHandle)	delete_transaction(trHandle)
<pre>\$end_transaction(trHandle)</pre>	end_transaction(trHandle)
\$free_transaction(trHandle)	free_transaction(trHandle)

C. A UVM Monitor

A UVM monitor is instrumented below with the transaction recording API. The monitor starts a thread in the run_phase() task which never ends. It first creates the "STREAM" for the transactions, then loops, trying to recognize (monitor) transactions. When the READY/VALID signals indicate a transaction, then a "BEGIN TRANSACTION" occurs. "ATTRIBUTES" are added to the transaction, and finally an "END TRANSACTION" and "FREE TRANSACTION" occurs.

```
class monitor WITH TR extends uvm monitor;
  `uvm_component_utils(monitor_WITH_TR)
  virtual my if mif;
  transaction t;
  uvm_analysis_port #(transaction) ap;
  int s, tr;
  function void build phase(uvm phase phase);
    ap = new("ap", this);
  endfunction
  task run phase (uvm phase phase);
    s = $create_transaction_stream("txn_stream");
    forever begin
      @(posedge mif.CLK);
      if ((mif.VALID == 1) && (mif.READY == 1)) begin
        t = transaction::type_id::create("t");
        if (mif.rw == READ) begin
          tr = $begin transaction(s, "READ");
          t.rw = mif.rw;
          t.addr = mif.addr;
          @(negedge mif.READY);
          t.data = mif.rd;
          $add attribute(tr, t.addr, "addr");
          $add_attribute(tr, t.data, "data");
          $end transaction(tr);
          $free transaction(tr);
        end
        else if (mif.rw == WRITE) begin
          tr = $begin_transaction(s, "WRITE");
          t.rw = mif.rw;
          t.addr = mif.addr;
          t.data = mif.wd;
          $add_attribute(tr, t.addr, "addr");
          $add_attribute(tr, t.data, "data");
```



```
$end transaction(tr);
    $free_transaction(tr);
    end
    `uvm_info(get_type_name(), $sformatf("Got %s", t.convert2string()), UVM_MEDIUM)
    ap.write(t);
    end
    end
    end
endtask
endclass
```



The results of this kind of API-driven recording result in a transaction viewing and debug experience that is far superior to the UVM recording API, as can be seen below. In the view below, each transaction is colored according to the "ID" attribute. Transactions with IDs of the same value will be the same color. This coloring algorithm is useful to easily track transactions through switches or across the testbench infrastructure.

	Signal Name	alues C	180000	185000	190000	195000	2000	00 2	205000	210000	215000	220000	
	Transaction						Transa	action					
0		a49d22	vseq1						vseq1				
۰	_uvm_test_top.e0.a.sqr.vseq2	867a70							V	/seq2			*
	uvm_test_top.e0.a.sqr.vseq3	3 7eb19e											
•	uvm_test_top.e0.a.sqr.vseq4	276360		VS	ieq4					VSC	eq4		*
•	top.memory_if.memory_if	_if(2)		00	00000		110			100	m	1000	
•	uvm_test_top.e0.a.sqr.wdata	ata(0)	W* W* W*					W* W* W*					
۰	uvm_test_top.e0.a.sqr.wid	wid(1)	W* W* W*					w* w* <mark>w*</mark>					
•	uvm_test_top.e0.a.sqr.rdata	ata(0)		1			1			**	1	r*	
0	t_top.e0.a_config.sqr.caddr	ddr(1)	caddr (2	2)				10	caddr (2				
•	est_top.e0.a_config.sqr.cgd	cgo(2)	cgo(2)		cgo(3) *	cgo(1)			cgo(2)		cgo(3) 🛛	cgo(1)	
•	top.config_if.config_if	_if(0)								1			
•	top.ABC.aes1_stream	1 a49d22	aes1_stre	am					aes1_strea	m			
•	top.ABC.aes2_stream	1		aes	2_stream					aes	2_stream		
0	top.ABC.aes3_stream	1		ae	s3_stream					ae	s3_stream		
•	top.ABC.aes4_stream	1			ae	s4_stream						aes4_stream	
•	st_top.e0.a_vhdl.sqr.vhdl_v	1_w(0)		(*)v*	*	* V* V*	* [v *]			* V*		* * * * *	1 N N
۰	top.vhdl_if.vhdl_if	_if(0)											
													÷
0	100000 300000	500000	700000	900000	1100000	1300000	15000	000 1	700000	1900000	210000	2300000	
		lasse lasses b				The second second second second		and interest interesting	and a second second loss	-lassalassalas		hanna ha san hanna ha san h	

Figure 5 - Transaction Debug View with ID coloring algorithm

III. USING SYSTEMVERILOG TO MODEL TRANSACTIONS

In this modeling style, a Verilog module or interface is written to act as a monitor. This monitor can identify transactions. The monitor will be bound into a Verilog or VHDL DUT or Verilog or VHDL bus structure.

A. UVM Publisher and Subscriber

This use model is a separation of concerns. A monitor as in Section II recognizes the transaction and creates a class object which represents the transaction – but it does NOT do any transaction recording. The created class object (representing a transaction) is "published" to any "subscriber" for further processing. Commonly used subscribers are coverage subscribers and transaction recording subscribers. Instead of instrumenting the monitor with transaction recording code, a subscriber can be written to do the actual recording from the "abstract" class that is published from the monitor using ap.write(t). The reader is encouraged to investigate ap.write(t) and how UVM subscribers and publishers operate. The code above in Figure 4 is such a publisher.

B. Bind module - Bound monitor with direct recording using SystemVerilog \$calls

In this modeling style, a transaction recorder of some kind is bound into the RTL using the 'bind' command. The transaction recorder could be Verilog or VHDL. The bind command is a powerful way to add instances to existing code, without changing the actual RTL code.

dut.sv

```
module my_dut(input CLK, output bit READY, input bit VALID, ...,
output bit READY2, input bit VALID2, ...);
...
endmodule
```

The dut defined above has two READY/VALID channels. Below, a monitor will be bound into the DUT, connected to each channel.

tb_top.sv



```
module TB_TOP();
bind dut MONITOR CHANNEL1(CLK, READY, VALID, ...);
bind dut MONITOR CHANNEL2(CLK, READY2, VALID2, ...);
DUT dut(CLK,
    READY, VALID, ...,
    READY, VALID, ...);
...
```

endmodule

The top module defined above instantiates the DUT and two monitors. The monitors are of type MONITOR and are named CHANNEL1 and CHANNEL2 inside the 'dut' instance.

monitor.sv

```
module MONITOR(input CLK, input bit READY, input bit VALID, ...);
  int s;
 int tr;
  initial
    s = $create transaction stream("s", "kind");
  always @(posedge CLK) begin
    if ((READY==1) && (VALID==1)) begin
      tr = $begin transaction(s, rw.name());
      $add_attribute(tr, rw.name(), "rw");
      $add_attribute(tr, addr, "addr");
      if (rw == READ) begin
        $add attribute(tr, rd, "rd");
      end
      else if (rw == WRITE) begin
        $add attribute(tr, wd, "wd");
      end
      while ((READY==1) && (VALID==1))
       @(posedge CLK);
      @(negedge CLK);
      $end transaction(tr);
      $free transaction(tr);
    end
  end
endmodule
```

The monitor code above is a simple monitor module which creates a stream. Then as READY/VALID define a transfer, a transaction gets recorded.

ТВ ТОР		0.117
	MONITOR	DUT
BLOCKA	RV	
READ VALID		READ VALID
READY2 VALID2		READY VALID2
	R V MONITOR	

Figure 6 - The block diagram with the bound instances



. . .

The block diagram above illustrates the two monitors instantiated inside the DUT. Creating a small monitor, and binding it into the RTL can give high level visibility into internal transfers and behavior.

IV. USING VHDL TO MODEL TRANSACTIONS

In this example, a VHDL instance is created which records transactions. It is a simple example of using the VHDL API, including the parent transaction link, creating a kind of parent-child relation.



Figure 7 - VHDL Simple Example with Overlapping Transactions

```
entity top is
end;
library IEEE;
    use IEEE.std_logic_1164.all;
library modelsim lib;
    use modelsim lib.transactions.all;
architecture arch of top is
begin
    process
        variable stream := create_transaction_stream("Stream");
        variable tr1a: TrTransaction := 0;
        variable tr1b: TrTransaction := 0;
        variable tr1c: TrTransaction := 0;
        variable tr1d: TrTransaction := 0;
        variable i : integer := 0;
    begin
        trla := begin transaction(stream, "TR1a");
        add attribute(tr1a, i, "beg");
        . . .
        wait for 1 ns;
        trlb := begin transaction(stream, "Trlb", trla);
        add attribute(tr1b, i, "beg");
        wait for 1 ns:
        trlc := begin transaction(stream, "Trlc", trlb);
        add attribute(trlc, i, "beg");
        wait for 1 ns;
        trld := begin transaction(stream, "Trld", trlc);
        add attribute(trld, i, "beg");
        . . .
        wait for 1 ns:
        add_attribute(trld, i, "end");
        end transaction(trld, true);
        wait for 1 ns;
        add attribute(tr1c, i, "end");
        end_transaction(tr1c, true);
        . . .
        wait for 1 ns;
        add_attribute(tr1b, i, "end");
        end transaction(tr1b, true);
```



	wait for 1 ns;
	<pre>add_attribute(tr1a, i, "end");</pre>
	<pre>end_transaction(tr1a, true);</pre>
end	process;
end;	

Figure 8 - VHDL Example

INTEGRATING VHDL, UVVM AND TRANSACTION RECORDING V.

In this modeling style, the third party library, UVVM will have transaction recording integrated. This example instrumented the bisvis_irqc example in the distribution. A more full integration with the internal UVVM library functions and the UVVM VIP is beyond the scope of this paper, but is a natural extension.

	Transaction					Transa	action	
•	p_main.TR_TYPE	WRITE	CHECK	¥			WRITE	
	n.TR_MSG[1:20]	IRQ2CPU_ENA : Allow	* IPR should no*	ICR : Clear a'	'IER : Disable*	IRQ2CPU_ENA :*	IER : En	able selecte
= 1	s_write	addr:32'h5, data:8'h01		s_write	s_write	s_write	s_write	
	addr	5		3	1	5	1	
•	data	1		3f	3f	1	1	
=	s_check		* s_check					
•	addr		4					
•	data	A	1					

Figure 9 - Transactions from bitvis_irqc test

The example bitvis_irqc code has a VHDL testbench which calls check() and write(). Below, check() and write() get instrumented with transaction recording API calls.

The partial testbench is

check(C ADDR IRR,	<pre>fit(x"AB"), ERROR,</pre>	"IRR should now be active");
check(C_ADDR_IPR,	<pre>fit(x"01"), ERROR,</pre>	"IPR should now be active");
write(C_ADDR_ICR,	fit(x"FF"),	"ICR : Clear all interrupts");
write(C ADDR IER,	fit(x"FF"),	"IER : Disable all interrupts");
write(C_ADDR_IRQ2CPU_ENA,	x"01",	"IRQ2CPU_ENA : Allow interrupt to CPU");
write(C_ADDR_IER,	v_irq_mask,	"IER : Enable selected interrupt");

Figure 10 - Source code for bitvis_irqc test recorded above

In the instrumented code, two streams are created – write and check. This is a modeling decision. Using one stream would also be appropriate if desired. Using two streams in this case clearly shows the two sets of activity.

Once the streams are created the handles are used in begin_transaction and end_transaction. A transaction

```
handle is used to manage the attributes and end the transaction.
       p main: process
         variable stream := create transaction stream("s write");
         variable streamc : TrStream := create_transaction_stream("s_check");
         variable tr : TrTransaction := 0;
         variable trc : TrTransaction := 0;
   . . .
         -- Overloads for PIF BFMs for SBI (Simple Bus Interface)
         procedure write(
           constant addr_value
                                 : in natural;
           constant data value
                                : in std logic vector;
                                 : in string) is
           constant msg
         begin
           tr := begin_transaction(stream, "WRITE");
           add attribute(tr, addr value, "addr");
           add_attribute(tr, data_value, "data");
           sbi write(to unsigned(addr value, sbi if.addr'length), data value, msg,
                 clk, sbi if, C SCOPE);
           end transaction(tr, true);
         end;
         procedure check(
           constant addr value
                                 : in natural;
                                 : in std logic vector;
           constant data exp
           constant alert level : in t alert level;
                                               7
```



Figure 11 - bitvis_irqc/tb/irqc_demo_tb.vhd

VI. TRANSACTION MODELING BEST PRACTICES

Finally, Verification IP developers, testbench developers or even design engineers may be interested in using any of these techniques to instrument their libraries, testbenches of block level testing with transaction recording.

A. Basic Transaction Modeling

The basic transaction model used has certain characteristics and usages. A transaction has a beginning and an end. A transaction can have name-value pairs ("addr", "16") called attributes. The most useful transactions are not zero time transactions. A useful transaction should consume time.

Transactions exist "on" a stream. A stream is simply a container or owner for transactions used as a modeling construct. It may or may not be related to a physical object. For example, a stream could be modeling a bus, in which case it might have RA, RD, WA, RD and B transactions. The stream might be modeling the channels of this bus, in which case there would be five streams – one for each channel. The RA (Read Address) transactions would all occur only on the RA channel. Yet another modeling style for stream between using 1 or N might be a modeling style where the READ transactions are on the READ stream and the WRITE transactions are on the WRITE stream. Figure 12 below illustrates one stream, two streams (READ/WRITE) and five streams (RA, RD, WA, WD and B).



Figure 12 - Modeling transactions using streams



B. Overlapping Transaction Modeling

Overlapping transactions pose a modeling issue. The details of overlapping transactions are beyond the scope of this paper. But an interesting characteristic of the underlying stream based model is that it will properly record and display overlapping transactions without any guidance from the user. This is handy, since a given channel (or stream) may not know ahead of time how many transaction will be in-flight at a time.



C. Out-of-order Transaction Modeling

Out-of-order transactions pose yet more complexity about managing responses and requests. Out-of-order response management is beyond the scope of this paper. But just as the system adjusts automatically for overlapping transactions, it also adjusts automatically for out-of-order transactions. No matter what order or how many are in flight at once, all the transaction get recorded and displayed without any hints from the API or the user.





VII. CONCLUSION

Verification productivity requires doing more with less. Transactions are an easy way to see "the big picture" with very little effort or code required. This paper has explained and demonstrated multiple ways to record transactions, including the UVM built-in recording, a PLI API for Verilog, a function call API for VHDL, binding, instrumenting and subscriber/publisher.

It is the hope of the author that the reader will adopt some level of transaction recording – perhaps recording transactions representing test snippets and then using add_color() to color the self-checking failures RED. Perhaps loading system memory and initiating system tests by running "compiled code" – annotating the execution states with transactions. Perhaps simply annotating the Verification IP activity to make a black box transparent for debug.

Small changes such as these have helped many others get more visibility into the flow of data across tests and structure; and in the process, improve verification productivity.

VIII. REFERENCES

- SystemVerilog LRM, "1800-2017 IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language", <u>https://ieeexplore.ieee.org/document/8299595</u>
- [2] UVM 1.1d Reference Implementation, <u>https://www.accellera.org/images/downloads/standards/uvm/uvm-1.1d.tar.gz</u>
- [3] VHDL LRM, "1076-2008 IEEE Standard VHDL Language Reference Manual", https://ieeexplore.ieee.org/document/5981354
- [4] UVVM Universal VHDL Verification Methodology, https://bitvis.no/dev-tools/uvvm/ and https://github.com/UVVM/UVVM
- [5] Transaction Recording API Proposal, "Draft Standard for Verilog Transaction Recording Extensions", http://www.boyd.com/1364_btf/report/full_pr/attach/435_IEEE_TR_Proposal_04.pdf
- [6] "Transaction Recording Anywhere Anytime", DVCON US 2019, Rich Edelman, <u>https://www.mentor.com/products/fv/resources/overview/transaction-recording-anywhere-anytime-2ef2d0f6-7d85-42f7-881c-87eefa683fe1</u>