



Extendable Messaging Techniques for Debugging and Analyzing UVM Testbench Structure and Transaction Flow

by Jun Zhao, Bindesh Patel, Rex Chen Research & Development Synopsys Inc.

> SYNOPSYS® Predictable Success



2013



- Introduction
- Current UVM Debug Capabilities and Limitations
- Adding New Tracing Messages into the UVM Class Library
 - Tracing Component Creation and Port Connection
 - Tracing Transaction Flow at the Port Level
- Saving UVM Message Data into a Database
- Post-processing UVM Message Data and Enhanced Visualizations
- Conclusion



Introduction



SYSTEMS INITIATIVE

- Universal Verification Methodology (UVM)
 - A standard verification methodology
 - Reuse and interoperability
 - A SystemVerilog class library
 - Testbench template
- How to debug UVM based testbenches?
 - No VPI standard for dynamic data dumping
 - VPI also is too low-level, can incur large overhead
- Transaction level debug v.s. Code level debug
 - No standard on transaction dumping
 - Acquire transaction level debug data from UVM



Introduction (1)

- Ideal scenario
 - Attach a debug system to UVM library as an extension
 - Dynamically access and process the internal data
- The fact
 - UVM does not allow reusable extensions
 - Virtual function-based callbacks does not help
 - Only the extended class can make use of these callbacks
 - Implementations of the callbacks can be only developed inside of a specific testbench
 - Cannot be reused in other testbenches
 - System messages become very important
 - Tracing messages for phase/objection, config/resource_db, etc
 - But still not covering all the key UVM functions











2013



- Introduction
- Current UVM Debug Capabilities and Limitations
- Adding New Tracing Messages into the UVM Class Library
 - Tracing Component Creation and Port Connection
 - Tracing Transaction Flow at the Port Level
- Saving UVM Message Data into a Database
- Post-processing UVM Message Data and Enhanced Visualizations
- Conclusion



UVM Extensibility Issue



- How to add vendor-specific or tool-specific extensions?
 - For example, people may want to record the important details of UVM execution to help for post-simulation debugging
 - For end users, they have to add codes in their testbenches, but the codes may be generic to all testbenches
 - For tool vendor or design companies, they have to modify the UVM library, but to think every vendor/company have their own modified UVM libraries
 - There are features in UVM that can help but are limited
 - Transaction recorder
 - Report Catcher
 - etc





Improve UVM Extensibility

- Enable the UVM library to be extendible and the extension should be:
 - From external
 - Intact to UVM library
 - Transparent to end user
 - Stackable
- The extension can collect, process, or even modify the dynamic data in UVM during execution
- Analogy
 - PLI in Verilog



SYSTEMS INITIATIVE







UVM Transaction Recording



- Record UVM sequence behavior and contents into preferred database via uvm_recorder
- The following *hook* functions are provided to be implemented by user or vendor:
 - uvm_create_fiber
 - uvm_set_index_attribute_by_name
 - uvm_set_attribute_by_name
 - uvm_check_handle_kind
 - uvm_begin_transaction
 - uvm_end_transaction
 - uvm_link_transaction
 - uvm_free_transaction_handle
- These *hook* functions are automatically called at the key stages of sequence generation
- Limitation: Only covers sequence part at very high level



UVM Tracing Messages



- Embedded inside of the UVM library at the major points of the execution
- Expose important runtime data into log for debug or post process
- Can be activated from command line options:
 - +UVM_PHASE_TRACEturns on tracing of phase executions+UVM_OBJECTION_TRACEturns on tracing of objection activities+UVM_RESOURCE_DB_TRACEturns on tracing of resource DB
access (read & write)+UVM_CONFIG_DB_TRACEturns on tracing of configuration DB access
- Limitations
 - Not cover all the functionalities of the UVM
 - Only output to a text format log file, difficult for post processing





2013



- Introduction
- Current UVM Debug Capabilities and Limitations
- Adding New Tracing Messages into the UVM Class
 Library
 - Tracing Component Creation and Port Connection
 - Tracing Transaction Flow at the Port Level
- Saving UVM Message Data into a Database
- Post-processing UVM Message Data and Enhanced Visualizations
- Conclusion



Adding New Trace Messages





- Trace how the component hierarchy is built and how the ports/sockets are connected;
- Trace the UVM factory registration and override configuration;
- Trace the traffic at the TLM1 port interface and capture the passthrough transactions, requests and responses, etc.;
- Trace the TLM2 socket interface and capture the pass-through transaction (the generic payload), sync, phase, and basic protocol, etc.
- Trace the register access (read and write, mirror, etc) and how the register hierarchy has been built.



Design & Verification Conference & Excision

Tracing Component Creation and Port Connection



- Add tracing points where components/port are created and report/record the following information:
 - The parent full name
 - The component/port name
 - The full type name, e.g. "ubus_pkg::class ubus_master_driver", of the component/port
 - Other component information (e.g. is port, export, or imp)
- Add report/recording points where ports are connected, and record the following information:
 - The caller port full name and port type, etc
 - The provider port full name and port type, etc







13 of (25)



Tracing Transaction Flow at the Port Level

Sponsored By:



- Add report/recording points at each port/export/imp methods like put(), get(), etc.
- Report/record the following information:
 - The request and/or response transactions
 - The return value if any
 - The function name, e.g. "put", "get"
 - The time entering and leaving the methods
 - The port info (full name, type, recording_details, and other config data, etc)





TLM1 and TLM2 Interface





TLM Ports

task put (TYPE arg); task get (output TYPE arg); task peek (output TYPE arg);

Sequence Iteem Pull Ports

task get_next_item(output REQ req_arg); function void item_done(input RSP rsp_arg = null); function void put_response(input RSP rsp_arg);

• Analysis Ports

function void write (input T t);

TLM2 Sockets

```
function uvm_tlm_sync_e nb_transport_fw (T t, ref P p, input uvm_tlm_time
delay);
function uvm_tlm_sync_e nb_transport_bw(T t, ref P p, input uvm_tlm_time delay);
function task b_transport (T t, uvm_tlm_time delay);
```





Sponsored By:



// The macro to be added at beginning of each port interface method. // A container class that wraps the // data to be recorded. // It initiates the container object and records the beginning time. `define UVM IF METHOD BEGIN \ class uvm port recording object extend uvm port recording object port value = new; \ uvm object; port value.begin time = \$time; // The base port component handle uvm port component base port comp; // The macro to be added at the ending of each port interface method. // It records the method name, the base port component, the ending time, // The port interface method name // and the transaction payload. The uvm report record() method will // call the UVM transaction recording hook functions and record the string func name; // data into database. // The transaction pavload `define UVM IF METHOD END(reg arg, method name) \ uvm object req; port value.func name = method name; \ port value.port comp = m comp; \ // The begin time of the method call port value.end time = \$time; \ time begin time; if (\$cast(port value.req,req arg)) \ uvm_report_record ("PortIF", "Port level recording ...", port value); // The end time of the method call time end time; // Add the macros to each TLM or sequence port method `define UVM_SEQ_ITEM_PULL_IMP(imp, REQ, RSP, req_arg, rsp_arg) \ task get next item(output REQ reg arg); \ `UVM IF METHOD BEGIN \ imp.get next item(reg arg); \ `UVM IF METHOD END(req arq, "get next item") \ endtask \ function void item done(input RSP rsp arg = null); \ `UVM IF METHOD BEGIN ∖ imp.item done(rsp arg); \ `UVM IF METHOD END(rsp arg, "item done") \ endfunction \

Example Code



16 of (25)

endclass



2013



- Introduction
- Current UVM Debug Capabilities and Limitations
- Adding New Tracing Messages into the UVM Class Library
 - Tracing Component Creation and Port Connection
 - Tracing Transaction Flow at the Port Level
- Saving UVM Message Data into a Database
- Post-processing UVM Message Data and Enhanced Visualizations
- Conclusion



Log File v.s. Database





- Text format log file
 - Huge number of messages
 - Extraordinary large file
 - Difficult to organize and process the data
 - Hard to locate useful data
- Well-organized database with good user interface
 - Data organization
 - Predefined properties (e.g. verbosity, severity, etc.)
 - User-defined properties with values in different data types
 - Transactions and their payloads
 - User interface a set of PLI tasks
 - Direct PLI task instrumentation
 - Use UMV report catcher to capture the messages and hook PLI tasks
 - Take advantage of UVM recorder



18 of (25)



Sponsored By:



Log File Example

UVM INFO ../../../src/base/uvm phase.svh(1410) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm sched.pre main' (id=378) Scheduled from phase uvm.uvm sched.post configure UVM_INFO ../../../src/base/uvm_phase.svh(1158) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm sched.pre main' (id=378) Starting phase UVM_INFO ../../../src/base/uvm_phase.svh(1235) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_main' (id=378) No objections raised, skipping phase UVM INFO ../../../src/base/uvm phase.svh(1387) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm sched.pre main' (id=378) Completed phase UVM INFO ../../../src/base/uvm phase.svh(1410) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.main' (id=390) Scheduled from phase uvm.uvm_sched.pre_main UVM INFO ../../../src/base/uvm phase.svh(1158) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm sched.main' (id=390) Starting phase UVM_INFO @ 0: main [OBJTN_TRC] Object uvm test top.ubus example tb0.ubus0.masters[0].sequencer.loop read modify write seq raised 1 objection(s): count=1 total=1 UVM INFO @ 0: main [OBJTN TRC] Object uvm test top.ubus example tb0.ubus0.masters[0].sequencer added 1 objection(s) to its total (raised from source object): count=0 total=1 UVM INFO @ 0: main [OBJTN TRC] Object uvm test top.ubus example tb0.ubus0.masters[0] added 1 objection(s) to its total (raised from source object): count=0 total=1 UVM_INFO @ 0: main [OBJTN_TRC] Object uvm_test_top.ubus_example_tb0.ubus0 added 1 objection(s) to its total (raised from source object): count=0 total=1 •••





Post-Process and Visualizaton



SYSTEMS INITIATIVE

- Post-process: visualization, filtering, searching, ordering, highlighting, reorganization
- Waveform illustration for phasing execution and objection activities:

<u>File Exploration Signal </u>	<u>/iew Waveform Analog T</u> ools Window		<u>H</u> elp
🔁 🚓 🗅 👗 🖻 💼	📏 195 🌛 0 🔺 🔻 -1	195 🛛 🔍 🔍 💖 By: 🖵 🔸 🔶 x 1ns 🖉	Go to: G1
= 01	STRT: pre_main SCHEDULED: pre_main DONE: post_configure SKIP: post_configure STRT: STRT: main ure SCHEDU SCHEDULED: main ure DONE: DONE: pre_main	<pre>200 STRT: pre_configure SCHEDULED: pre_configure DONE: post_reset SKIP: post_reset STRT: post_reset STRT: SCHEDULED: post_re JUMP: main -> reset DONE: pre_configure</pre>	STRT: pre_main SCHEDULED: pre_main DONE: post_configure SKIP: post_configure STRT: STRT: main ure SCHEDU_SCHEDULED: main ure DONE: DONE: pre_main
\PH_TRC_[uvm]):phase	ADD 1 (count=0 total=3) ADD 1 (count=0 total=2) ADD 1 (count=0 total=2) ADD 1 (count=0 total=1)	"rese* "pre_configure" "configure"	ADD 1 (count=0 total=2)
[main]):total[31:0]	3 	0 	2 1



20 of (25)



2013



- Introduction
- Current UVM Debug Capabilities and Limitations
- Adding New Tracing Messages into the UVM Class Library
 - Tracing Component Creation and Port Connection
 - Tracing Transaction Flow at the Port Level
- Saving UVM Message Data into a Database
- Post-processing UVM Message Data and Enhanced
 Visualizations
- Conclusion



Testbench Component Hiearchy





- Collect the testbench hierarchy and component parent-child relationship data from the added tracing messages where components/ports are created
- Illustration of UVM component hierarchy tree and source code synchronization:





Port Connections

23 of (25)



SYSTEMS INITIATIVE

2013

- Collect the port connection data and connection path from the added tracing messages where ports are connected
- Displaying ports and port connections in UVM hier tree:

Port-level Transaction Flow



SYSTEMS INITIATIVE

- The data resulting from the tracing messages added for the transaction flow at the port level is captured and saved in the debug database
- Illustration of port-level transaction flow in contrast with transaction recording:



Conclusion



- Additional system trace messages, as described in this paper, should be instrumented in the UVM standard library
- UVM library should be enhanced such that the messages can be easily captured and diverted into a debug database
- Each message can be a recording point to collect internal runtime data
- Further processing of the database can enable more efficient postsimulation analysis and greater understanding of UVM testbenches

