ESL Design and Modeling with SystemC AMS for Mixed-Signal IoT and Automotive Applications

Karsten Einwich - COSEDA Technologies Martin Barnasconi, Sumit Adhikari - NXP Semiconductors Christoph Grimm, Carna Radojicic - TU Kaiserslautern Torsten Mähne - Berner Fachhochschule





Outline

- Introduction, requirements & use cases
- SystemC AMS Methodology
- Introduction to the SystemC AMS design language
- SystemC AMS Modeling Techniques

© Accellera Systems Initiative

- Design flow Integration and Tools
- Industrial application





2

INTRODUCTION, REQUIREMENTS & USE CASES







Introduction

- Most virtual prototypes only focus on digital HW/SW system components – AMS functionality is often neglected
- However, today's embedded systems contain AMS and RF components which tightly interact with the HW/SW system
- Advanced modeling approaches needed to include AMS behavior in the architecture design phase
- Application of a model-based ESL design refinement flow based on SystemC and SystemC AMS





Why SystemC AMS extensions?

- Unified and standardized modeling language to describe embedded mixedsignal architectures
 - Abstract AMS model descriptions supporting a design refinement methodology, from functional/algorithm down to implementation views
 - Enabling tool-independent exchange and reuse of AMS models and building blocks
 - System-level language for analog *and* digital signal processing functionality
- Facilitate the creation of mixed-signal virtual prototypes
 - Integration of abstract AMS/RF subsystems in combination with digital HW/SW subsystems
- Enrich ESL design and verification eco-system with system-level design tools and flows based on SystemC standards
 - IEEE Std 1666-2011 (SystemC LRM)
 - IEEE Std 1666.1-2016 (SystemC AMS LRM)





SystemC AMS standard (IEEE 1666.1-2016)

IEEE STANDARDS ASSOCIATION	Mixed-Signal Virtual Prototypes written by the end user			
IEEE Standard for Standard SystemC [®] Analog/Mixed-Signal Extensions Language Reference Manual	SystemC methodology- specific elements Transaction-level modeling (TLM), Cycle/Bit-accurate modeling, etc.	AMS methodology-specific elements elements for AMS design refinement, etc.		
		Timed Data Flow (TDF) modules ports signals	Linear Signal Flow (LSF) modules ports signals	Electrical Linear Networks (ELN) modules terminals nodes
Sponsored by the Design Automation Standards Committee		Scheduler	Linear DAE solver	
IEEE 3 Park Avenue IEEE Std 1666.1™-2016 New York, NY 10016-5997 USA		Time-domain and small-signal frequency-domain simulation infrastructure (synchronization layer)		
	SystemC Language Standard (IEEE Std. 1666-2011)			

Download free of charge thanks to Accellera sponsored IEEE Get Program: https://standards.ieee.org/findstds/standard/1666.1-2016.html

DESIGN AND VERIFICA



SystemC AMS model abstractions and modeling formalisms





Source: Accellera Systems Initiative



SYSTEMC AMS: METHODOLOGY



2017 Design and verification Conference and exhibition

© Accellera Systems Initiative

SystemC AMS: Methodology

- SystemC AMS Models of Computation
- Hierarchical Verification Flow
- Case Study





DESIGN AND VERI

Hierarchical verification flow with SystemC (AMS)





ESIGN AND VERIFI

SystemC AMS: Block Diagram Level





Circuit schematic, e.g. SPICE

Block diagram, e.g. Matlab/Simulink, SystemC AMS

SIGN AND VERI

SystemC AMS allows us verification&validation of AMS systems at **functional** and **block diagram level**

- Directed interaction of functional blocks
- Blocks are either **ideal functions** or **behavioral models** of circuits, no circuit-level models
- Behavior of blocks and semantics specified by SystemC AMS



© Accellera Systems Initiative

Specification of a Block's Function

By a transfer function

– E.g. Filter:

By a (static) function

- E.g. Mixer:

By a Macro Model

– E.g. power driver

 $y = ltf_1(nom, denom, y);$

y = rf_in*carrier;

(Macromodel: Switches, R L C)

SIGN AND V

... or by arbitrary C++ code, maybe mixing all the above options.





Timed Data Flow (TDF) and Linear Signal Flow (LSF)

- Functions of blocks in block diagrams are processed in data flow's direction.
- Ports may have different rates
 - Static data-flow model
 - Scheduling before simulation
- Time steps are assigned to
 - Processing of block's functions
 - Distances between samples
- Time steps and rates specified in model
 - Dynamic re-scheduling during simulation (2.0)







SystemC AMS: Methodology

- SystemC AMS Models of Computation
- Hierarchical Verification Flow
- Case Study





DESIGN AND VERIE

Hierarchical Verification Flow: Model Refinement





DESIGN AND VERIF

Simple Example: Executable Specification of a Filter

The function of a "filter" is described by a transfer function H(s), e.g.

$$H(s) = \frac{A}{f_c}$$

$$H(s) = \frac{A}{1 + 1/(2\pi f_c)s}$$

SystemC AMS allows us to specify the behavior of a block by some C-Code (more later)







Model Refinement of a Filter

Which are **relevant properties** of filter for the system?

- Noise, limitation
- Accuracy of corner frequency f_c , A
- Non-linearity, slew-rate, limits at internal states, ...

Objective: Resource Partitioning

- Distribute resources (i.e. accuracy) to blocks;
- Verify system performance prior to circuit design

```
A(0) = 1.0 + dA; // Range of possible A
denom(0)=1.0;
denom(1)=r2pi/(fc + df); // Range of possible fc
if (x > 5.0) then x = 5.0; // limitation at input
x += noise(3); // assume some noise
y = ltf_block(A, denom, x);
if y > 5.0 then y = 5.0; // limitation at output
```





Hierarchical Verification Flow: Characterization





Characterization for System Verification

Circuit designers use accurate, appropriate tools for circuit level design & verification

ansmitter

Modulatio Controller

Ennable

104.5kHz - Bit3

- Example: SPICE; we don't recommend to change that!
- Use circuit simulator & models for characterization of blocks!



Simple Example: Characterization of Filter

Characterization plan:

With circuit-simulator, do:

- AC Analysis \rightarrow Ranges for A, fc
- DC Sweep \rightarrow Limitation of output
- non-linearity, slew-rate, noise, ...

```
A(0) = 1.0 + dA; // Range of possible A
denom(0)=1.0;
denom(1)=r2pi/(fc + df); // Range of possible fc
if (x > 5.0) then x = 5.0; // limitation at input
x += noise(3); // assume some noise
y = ltf_block(A, denom, x);
if y > 5.0 then y = 5.0; // limitation at output
```

Verification of system integration & performance:

- Build SystemC (AMS) model with the above model
- Determine performances according to the verification plan
- Take care of correlations!!!

(See Grimm, Rathmair: "Dealing with Uncertainties in Analog/Mixed-Signal Systems" Proceedings Design Automation Conference, DAC 2017)



SystemC AMS: Methodology

- SystemC AMS Models of Computation
- Hierarchical Verification Flow
- Case Study





DESIGN AND VERIE

Example for Hierarchical Verification of a PLL of an IEEE 802.15.4 RF transceiver



Chip designed with Cadence,exported as SystemC AMS model.7-12 uncertainties (PVT, ...) in variousparts, partially correlated.

- **Characterization** using ELDO models (Mentor)
- System simulation with Design-of-Experiments (DoE) to find estimation of Worst Case performance.
- Symbolic simulation





SystemC AMS Model, Block Diagram Level





© Accellera Systems Initiative

20

DESIGN AND VERIFICATION

ONFERENCE AND EXHIBITION

Simulation with WC simulation & DoE



PLL simulated for 1.5 μs; sampling frequency of 50 GHz (75.000 time steps); 12 uncertainties.

- Single simulation run 1-2 sec
- DoE simulation and symbolic simulation to find Worst Case corners (some minutes)





Summary Methodology

SystemC AMS

- Is made for fast and efficient architecture-level simulations
- Circuits are modeled by blocks or simple macro-models

Refinement of executable specification

- Allows us to find bottlenecks, estimates feasibility prior to circuit level design
- Reduces risk of failing projects

Characterization

- After circuit design; matches behavioral models with "real" circuit level models



Part 3

INTRODUCTION TO THE SYSTEMC AMS DESIGN LANGUAGE

© Accellera Systems Initiative







SystemC AMS Language Basics

- Basic keywords defined as classes in the LRM and header <systemc-ams>:
 - sca_module
 - sca_in/sca_out
 - sca_terminal
 - sca_signal
 - sca_node/sca_node_ref

- base class for SystemC AMS primitive
- non-conservative (directed in / out port)
- conservative terminal
- non-conservative (directed) signal
- conservative node / ground reference
- The model of computation is assigned by the namespace, e.g.:
 - sca_tdf::sca_module
 - sca_lsf::sca_in
 - sca_tdf:sca_in<T>
 - sca_eln::sca_terminal
 - sca_eln::sca_node

- base class for timed data flow modules
- a linear signal flow input port
- a TDF input port of type T
- an electrical linear network terminal
- an electrical linear network node





TDF Module Structure

#include <systemc-ams>

```
class my tdf module : public sca tdf::sca module
public:
 sca_tdf::sca_in<Ti> tdf_in_i;
 sca_tdf::sca_out<Tj> tdf_out_j;
 sca tdf::sca de::sca in<Tk> de in k;
  sca tdf::sca de::sca out<Tl> de out l;
 // ...
 explicit my_tdf_module(sc_core::sc_module_name nm, /* ... */)
 : tdf_in_i("tdf_in_i"), tdf_out_j("tdf_out_j"), /* ... */
 { /* ... */ }
 void set_attributes() { /* ... */ }
 void initialize() { /* ... */ }
 void change_attributes() { /* ... */ }
 void reinitialize() { /* ... */ }
 void processing() { /* ... */ }
private:
 // ...
}; // class my_tdf_module
```







SystemC AMS Elaboration and TDF Simulation Cycle



TDF Modules supporting Dynamic TDF





end_of_simulation()





DESIGN AND VERIFICATIO

VFERENCE AND EXHIBITION

DE/TDF Model of the Vibration Sensor with Front End



- Do we need a delay somewhere? → Yes, to ensure correct TDF↔DE synchronization!
- n_s samples consumed by averager per processing() (from t_m till $t_m + (n_s-1) \cdot T_m$)
- DE writes need to happen afterwards:
 - 2 sample delay on clock
 - 1 sample delay on amplitude output



© Accellera Systems Initiative



Gain Controller: DE Module





ESIGN AND VE

Gain Controller: Finite State Machine Behavior





Programmable Gain Amplifier: Single-Rate TDF Module



Programmable Gain Amplifier: TDF Behavior



 $\begin{array}{lll} val & := & 2^{k_{in}} \cdot in \\ out & := & \begin{cases} V_{\mathrm{supply}} & \mathrm{für} & val > V_{\mathrm{supply}} \\ -V_{\mathrm{supply}} & \mathrm{für} & val < -V_{\mathrm{supply}} \\ val & \mathrm{für} & |val| \leq V_{\mathrm{supply}} \end{cases} \end{array}$

void programmable_gain_amplifier::processing() { double k = k in.read(); // Amplify input value to output value. double val = std::pow(2.0, k) * in.read(); // Test if output saturates. if (val > v_supply_) { out.write(v supply); } else if (val < -v_supply_) {</pre> out.write(-v_supply_); } else { out.write(val); }





Absolute Amplitude Averager: Multi-Rate TDF Module






Absolute Amplitude Averager: Multi-Rate TDF Module





DESIGN AND VERIFIC





DE/TDF Model of the Vibration Sensor with Front End





20

DESIGN AND VERIFICATION

FERENCE AND EXHIBITION

Simulation Results





CONFERENCE AND EXHIBITION

ELIRC

Embedding Continuous-Time Behavior into TDF Modules

TDF modules may include (switched) linear CT behavior:

- **sca_ltf_nd**: Laplace Transfer Functions (LTF) in numerator-denominator form: $H(s) = k \cdot \frac{\sum_{i=0}^{M-1} num_i \cdot s^i}{\sum_{k=0}^{N-1} den_k \cdot s^k} \cdot e^{-s \cdot delay}$
- sca_ltf_zp: Laplace Transfer Functions (LTF) in zero pole form: $H(s) = k \cdot \frac{\prod_{i=0}^{M-1}(s - zeros_k)}{\prod_{k=0}^{N-1}(s - poles_k)} \cdot e^{-s \cdot delay}$
- **sca_ss**: state space equation system:

$$\frac{ds(t)}{dt} = \mathbf{A} \cdot s(t) + B \cdot x(t - delay)$$

$$y(t) = \mathbf{C} \cdot s(t) + \mathbf{D} \cdot x(t - delay)$$



TDF CT Behavior Example: Low-Pass Filter



}; // struct lp_filter_tdf



© Accellera Systems Initiative

SystemC AMS MoCs for Continuous-Time Modeling

Linear Signal Flow (LSF)

- Primitive-based ٠
- Block diagrams
- Non-conservative ٠ linear behavior



Electrical Linear Networks (ELN)

- Primitive-based
- Electrical circuits •
- Conservative linear • behavior





Outlook on Dynamic TDF

- TDF attributes in the shown TDF models are static for whole simulation
- Dynamic TDF features were added in SystemC AMS 2.0 to facilitate:
 - Abstract modelling of sporadically changing signals
 - E.g. power management that switches on/off AMS subsystems
 - Abstract description of reactive behaviour
 - AMS computations driven by events or transactions
 - Capture behaviour where frequencies (and time steps) change dynamically
 - Often the case for clock recovery circuits or capturing jitter
 - Modelling systems with varying (data) rates
 - E.g. multi-standard / software-defined radios
- To this end:
 - TDF modules may be marked to accept_attribute_changes() and does_attribute_changes()
 - TDF attributes may be modified in change_attributes() callback during simulation
 - Next processing() activation may be modified using request_next_activation() after a specified event or time out.

ESIGN AND VÈ



Resources

- IEEE Std 1666.1-2016: <u>https://standards.ieee.org/findstds/standard/1666.1-2016.html</u>
- Accellera SystemC AMSWG: <u>http://www.accellera.org/activities/working-groups/systemc-ams</u>
- SystemC-AMS homepage: <u>http://www.systemc-ams.org/</u>
- SystemC-AMS 2.1 PoC implementation from COSEDA Technologies: <u>http://www.coseda-tech.com/systemc-ams-proof-of-concept</u>
- Accellera Systems Initiative SystemC Community: <u>http://www.accellera.org/community/systemc/</u>
- Accellera Systems Initiative Forums: <u>http://forums.accellera.org/</u>



SYSTEMC AMS MODELING TECHNIQUES



© Accellera Systems Initiative



SystemC AMS Modeling Techniques – Modeling and Simulation Tradeoff







SystemC AMS Modeling Techniques Modeling Questions

- What are the model **use cases** ?
- What are the **relevant effects** ?
 - Restrictions will result in faster models and lower modeling effort
 - To general model requirements will make the model expensive, error prone and slow – and thus may useless





SystemC AMS Modeling Techniques Performance

- Usually mainly influenced by the **number of activations**
- SystemC thread activation is more expensive than method activation which is more expensive than a SystemC-AMS dataflow module activation
- Effort for solving linear DAE systems increases approx. **linear with** the number of equations for ELN nearly with the **number of nodes**
- **Changing the equation system** (e.g. switch, change a resistor, ... or the timestep) is **expensive** (approx. 10 times slower than a normal timestep)
- Reduce effort in **often activated modules**





SystemC AMS Modeling Techniques Example: Leakage: Integrator Imperfections

Ideal Integrator

$$H(z) = \frac{\beta}{1 - z^{-1}}$$
$$H(z) = \frac{\beta z^{-1}}{1 - z^{-1}}$$
$$\beta = C_S / C_F$$

Leaky Integrator

$$H(z) = \frac{\beta}{1 - \alpha z^{-1}}$$
$$H(z) = \frac{\beta z^{-1}}{1 - \alpha z^{-1}}$$
$$\alpha = (1 - \mu)$$
$$\mu = \frac{A_{CL}}{A_{OL}} = \frac{C_S/C_F}{A_{OL}}$$



Source: Sumit Adhikari TU Vienna





SystemC AMS Modeling Techniques Abstraction









SystemC AMS Modeling Techniques Abstraction PWM



Source: Christoph Grimm TU Vienna







SystemC AMS Modeling Techniques PWM Averaging

- Numerous state of the art power devices based on pulse width modulation
- Principle: by switching with an high frequency a voltage or current is controlled
- High switching frequency -> long simulation time
- Idea: Instead of modelling each switching event, the average is modelled
- A performance increase by a factor ~100 can be achieved





- AC-analysis:
 - Calculates linear complex equation system stimulated by AC-sources
 - -> Linear frequency dependent transfer function (bode diagram)
- AC noise domain
 - solves the linear complex equation system for each noise source contribution (other source contributions will be neglected)
 - adds the results arithmetically
- ELN and LSF description are specified in the frequency domain
- TDF description must specify the linear complex transfer function of the module inside the callback method *ac_processing* (otherwise the out values are assumed zero)
 - This transfer function can depend on the current time domain state (e.g. the setting of a control signal)





Frequency Domain Description for TDF Models

```
SCA_TDF_MODULE(combfilter)
 sca tdf::sca in<bool>
                               in;
 sca_tdf::sca_out<sc int<28> > out;
 void set_attributes()
   in.set_rate(64); // 16 MHz
   out.set_rate(1); // 256 kHz
 void ac processing()
   double
           k = 64.0;
   double
           n = 3.0;
   // complex transfer function:
   sca complex h;
   h = pow((1.0 - sca_ac_z(-k))) /
            (1.0 - sca_ac_z(-1)),n);
   sca ac(out) = h * sca ac(in) ;
```







Example: AC – Modelling TDF



 If all modules in the data path have a AC description, the hierarchical model will have implicitly an AC description

```
void add2::ac_processing()
{
    sca_ac(outp) = sca_ac(inp1) + sca_ac(inp2);
}
void sub2::ac_processing()
{
    sca_ac(outp) = sca_ac(inp1) - sca_ac(inp2);
}
```

```
void delay::ac_processing()
{
    sca_ac(outp) = sca_ac_z(sample_delay) * sca_ac(inp);
}
```

```
void divs::ac_processing()
{
```

```
sca_ac(outp) = sca_ac(inp) / scalar;
```





Example: Noise Source

```
double add_noise::noise_level(double bw)
{
    // P=V*I; z=V/I -> P=V**2/z
    // dbmHz=10*log(P/1mW)
    // P/Hz=10**(dbm/10)*1mw;
    // V = sqrt(10**(dbm/10)*bw*z*1mW)
    return
        sqrt(pow(10.0,p.dbmHz/10.0)*p.z*1e-3*bw);
}
```

```
void add_noise::processing()
{
    //(measurement) bandwith for time domain is
    //nyquist frequency of the timestep
    double bw;
    bw=1.0/(2.0*get_timestep().to_seconds());
    double level=noise_level(bw);
```

```
}
```



```
void add_noise::ac_processing()
{
    sca_ac(outp)=sca_ac(inp);
    sca_ac_noise(outp)=noise_level(1.0);
}
```



Example: SDADC – AC Modelling



- $Y(z)=X(z)z^{-1} + E(z)(1-z^{-1})^2$
- $E(f) = \frac{q}{\sqrt{12}} \cdot \sqrt{\frac{2}{f_s}}$
- q=1.0 for a 1Bit DAC

void sdadc::ac_processing()
{

//noise transfer function
sca_complex ntf=pow(1.0-sca_ac_z(-1), 2);

//quantizer noise
//random uncorrelated noise in 1/sqrt(Hz)
sca_complex e=
 1.0/sqrt(12.0) *

sqrt(2.0*get_timestep().to_seconds());

sca_ac(outp) = sca_ac_z(-1)*sca_ac(inp);

//e is effective value - we use the
//peak value -> sqrt(2)
sca_ac_noise(outp)=ntf*e*sqrt(2.0);

}





Example: Thermal Noise for ELN

- Thermal noise is a white (equally distributed power over the frequency) Gaussian (normal distributed values) Noise
- Results from the thermal movement of carriers
- Also called Nyquist or Johnson noise
- The effective noise voltage across a resistor is:

$$V_{\text{noise}} = \sqrt{4 \cdot k_B \cdot T \cdot R \cdot B}$$



- kB – Boltzmann constant, R – resistance, B – Measurement bandwidth





Example







Example: Testsequence

```
tf=sca_create_tabular_trace_file("ac_trace_1.dat");
```

```
//store ac and noise result as dB and degree
tf->set_mode(sca_ac_format(sca_util::SCA_AC_DB_DEG));
```

```
//store the noise besides the sum for
//each noise source separately
tf->set_mode(sca_noise_format(sca_util::SCA_NOISE_ALL));
```

```
//trace signals
sca_trace(tf,sig1,"sig1"); ...
```

```
//start AC with initial control signal setting
sca_ac_start(100.0, 500.0e3, 1000, SCA_LOG);
```

```
//set control signal to true and
//start time domain simulation to
//propagate the control signal
dut->s_fc.write(true);
```

//write results to new time domain result file
tf->reopen("time_domain.dat");

sc_start(1.0,SC_MS);

//open new AC result file
tf->reopen("ac_trace_2.dat");

sca_ac_start(100.0, 500.0e3, 1000, SCA_LOG);

dut->s_fc.write(false);

//reopen time domain result file (append)
tf->reopen("time_domain.dat",std::ios::app);

sc_start(1.0,SC_MS);

//open new ac result file
tf->reopen("ac_noise_trace_1.dat");

//start ac noise simulation
sca_ac_noise_start(10.0,500.0e3,1000,SCA_LOG);



•••

•••



Result Comparison AC and Time domain simulation







Analysis of AC noise simulation results



tf->set_mode(sca_noise_format(sca_util::SCA_NOISE_ALL));





Comparison AC noise and time domain simulation







DESIGN FLOW INTEGRATION AND TOOLS



© Accellera Systems Initiative



SystemC AMS Designflow Integration and Tools

- SystemC AMS PoC available under Apache license
 - <u>http://www.coseda-tech.com/systemc-ams-proof-of-concept</u>
- SystemC AMS must be complied on top of SystemC
- SystemC AMS can be compiled with commercial SystemC simulators





SystemC AMS in Synopsys Virtualizer







SystemC AMS in Cadence







SystemC AMS Model Re-use







SystemC AMS Tools - COSIDE®





SystemC AMS - Model Export













INDUSTRIAL APPLICATION



2017 Design and verification CONFERENCE AND EXHIBITION
Application example: NXP MR Sensor application

- Magnetic angular sensor product with digital output
 - Magneto Resistive (MR) sensor bridges
 - AMS signal processing: Filters, ADC, oscillator, voltage regulators,...
 - Digital signal processing: Angle calculation (CORDIC), OWI interface, SENT protocol, Memory, FSM, ...
 - Integrated blocking and load capacitors
- Demanding automotive application area
 - Position of throttle, pedal position, active suspension, electronic steering, ...
- Primary design and verification use case: concept development
 - Architecture-level design topology exploration
 - Architecture design optimization and design centering
 - Architecture design for reliability and robustness









Functional and architecture diagram







2017

CONFERENCE AND EXHIBITION

ELROPE

ESL design refinement methodology

Architecturelevel design topology exploration

Architecture design optimization and block specification

> Architecture design for reliability and robustness

- Implement the architecture in SystemC AMS and SystemC
- Design refinement using transfer functions, switches, accurate regulation and control loops
- Modeling of passive components, thermal noise, 1/f noise and non-idealities
- Include characterized behavior in the system-level model, incl. PVT variations and dependencies
- Monte Carlo (MC) simulations using statistical library
- Apply extensive failure injection and analysis
- If MC or failure analysis fails, re-optimize system architecture



Temperature sensor in SystemC AMS

ŀХ



- Modeling objectives
 - Develop system-level model of temperature measurement and linearization part of the sensor
 - Start with abstract functional model, then refine the model based on characterization data from circuit-level implementation





Temperature sensor refinement process

- Phase 1: Architecture-level design topology exploration
 - Algorithm level model for digital and transfer functions for AMS
 - PTAT modeled using theoretical nonlinear equation, ADC modeled with transfer function and a quantizer. The CALIB block is then developed to correct the nonlinearity.
- Phase 2: Architecture design optimization and block specification
 - More refined AMS models with non-idealities are introduced
 - This phase is budgeting extraction of specification for every block
- Phase 3: Architecture design for reliability and robustness
 - AMS system-level models are dimensioned based on the results of circuit analysis



Perform 5σ Monte Carlo (MC) using statistical library (GSL) © Accellera Systems Initiative







Mixed-signal transient simulation



- The SystemC AMS simulation kernel & models are compiled against the SystemC API available in 3rd party tools
- Interactive tracing and debug of SystemC AMS signals is supported by using the vendor API





Typical simulation speed

Design refinement step	Simulation speed	
	Simulation time (sec)	Wall clock time (sec)
Phase 1: Architecture-level design topology exploration	1	~60
Phase 2: Architecture design optimization and block specification	1	~500
Phase 3: Architecture design for reliability and robustness (using Monte Carlo)	1ms	~5 (per MC run)





Conclusions

- Application of SystemC AMS in a MR Sensor application
 - Heterogenous system containing digital and analog signal processing functionality
 - SystemC AMS used to mix (digital) algorithm with analog functionality
 - Efficient system simulations including Monte Carlo analysis
- SystemC AMS offers unique modeling features for mixed-signal systemlevel concept and architecture design
 - Supports different levels of abstraction for design refinement (TDF, LSF and ELN) to mix-and-match abstraction, accuracy and simulation speed
 - C++ libraries (e.g. BOOST and the GNU Scientific Library) can be added for dedicated tasks (e.g. Monte Carlo analysis)



Questions

Finalize slide set with questions slide



