

Simplifying Hierarchical Low power designs using Power Models in Intel Design

Rohit Kumar Sinha, Intel India

Motivation


- With the increased complexity of Intel Client SoC design
 - IP designs are sourced from both internal and external channels
 - the bottom-up SoC UPF with 1000+ IPs
 - Limitations of hierarchical UPF methodology
 - File Based
 - Instance Hierarchy
 - Power aware functional verification in the hierarchical design
- Hard Marco Blocks
 - Pre-Implemented IPs
 - Huge number of Instantiations leading to huge UPF code
 - UPF is verbose and repeatable

Structure of Hierarchical UPF

- Hierarchical UPFs are scoped UPFs
- Power Intents specified in separate files
- UPF files are associated with instances in design hierarchy
- Typical hierarchical UPF structure is like below

```
Load_upf $::env($MODEL_ROOT)/source/*/pgpunit_wrap.upf --scope punit_wrap
connect_supply_net "VCCA" --ports "pgpunit*/vcca"
connect_supply_net "VCCB" --ports "pgpunit*/vccb"
connect_supply_net "VSS" --ports "pgpunit*/vss"

Load_upf $::env($MODEL_ROOT)/source/*/soc_pg_pwrup_cell_wrap.upf --scope soc_pg_punit_wrap
connect_supply_net "VCCA" --ports "soc_pg_pgpunit*/vcca"
connect_supply_net "VCCC" --ports "soc_pg_pgpunit*/vccc"
connect_supply_net "VCCD" --ports "soc_pg_pgpunit*/vccd"
connect_supply_net "VSS" --ports "soc_pg_pgpunit*/vss"
```




- Huge number of load_upf for each instances

Power Models with Hard Macros


- For Hard IP, the behavioral model
 - Shipped with the IP is used which contains only the internal functionality
 - Power aware behavior Not Available.
- Power Intent of Hard IP in 2 parts,
 - one describes the internal behavior and
 - one gives the interface information or connectivity with the other IP'.
- The typical design hierarchies for integrating IP blocks into a SoC are:
IP block -> Unit -> Partition - > SoC

UPF Power Models

- Power Models provide a modular way of writing UPF
 - Similar to module/endmodule in SystemVerilog
- Power Intent described for logical power model
 - Mapped to one or more models
- Uses
 - begin_power_model/end_power_model
 - define_power_model (in UPF 3.1)
- Applied to one or more instances of model
 - apply_power_model command



```
begin power_model macro cell_for { c74p13rflfclr2w184x128h }  
  create power_domain pd_ungated rf  
  create supply_port vcc -direction in -domain pd_ungated rf  
  create supply_net vcc -domain pd_ungated rf  
  connect supply_net vcc -ports vcc  
  set domain supply_net pd_ungated rf -primary power_net vcc -primary ground_net  
  vss  
  add_port_state vcc -state "vcc_on_hv $VCC_SUPPLY_HV" -state "vcc_on_lv  
  $VCC_SUPPLY_LV" -state "vcc_ret $VCC_SUPPLY_RET"  
  .....  
  create pst pd rf -supplies "vcc" "vss"  
  add_pst_state hv -pst pd rf -state { vcc_on_hv ps_VSS_0p0 }  
  add_pst_state lv -pst pd rf -state { vcc_on_lv ps_VSS_0p0 }  
  add_pst_state all_off -pst pd rf -state { vcc_ret ps_VSS_0p0 }  
end power_model
```



Power Model are created, similar to module/endmodule of System verilog

Power Aware Modelling of Hard IP

- Power Aware Model Components
 - Power Management Interface
 - can be expressed in UPF or liberty
 - includes the information of the top level power domain and connections
 - Supply Information
 - Pins at the boundary of IP need to be connected to the supplies correctly
 - Related Supplies
 - the related supply attributes defined for those pins
 - Power States
 - different power modes in which IP can operate
 - Interface Protection Cells
 - Isolation cells inside the HIPs must be conveyed while RTL integration

Challenges with Power Models with Hard Macros

Ensure the correctness and consistent results with Hard IP power models across all the Front-end & Back-end Flows

Handling of domain dependent supply set and domain independent supply


Handling of instrumental assertion code in UPF2.0 syntax in functional verification and emulation environment

Handling of SRSNs which are now set using the set_port_attribute command.

Equivalence checking between the traditional hierarchical UPF flow and the UPF flow with power models

Power Intent Body

Low Power Specs are defined by Micro Power Architect and it includes top interfaces, partitions level interfaces, crossing table & bump details.



Traditional Hierarchical UPF for Hard Marcos

```
create power domain soc pd -include scope  
create supply net VCC  
create supply net VSS  
  
.....  
Load upf ip.upf -scope {I1}  
Load upf ip.upf -scope {I2}  
  
Load upf ip.upf -scope {I3}  
  
.....  
Connect supply net VCC -ports { \  
I1/Vcc \  
I2/Vcc \  
I3/Vcc }  
  
Connect supply net VSS -ports { \  
I1/Vss \  
I2/Vss \  
I3/Vss }
```

Soc.upf

```
create power domain ip pd  
create supply port vcc -direction in -domain pd  
create supply net vcc -domain pd  
connect supply net vcc -ports vcc  
  
.....  
create supply port vss -direction in -domain pd  
create supply net vss -domain pd  
connect supply net vss -ports vss  
  
.....  
set domain supply net pd ungated rf -primary power vcc -  
primary ground vss
```

hard_ip.upf

Hierarchical UPF with Power Models for Hard Marcos

```
create power domain soc pd -include scope
create supply net VCC
create supply net VSS
.....
apply power model macro cell -elements {
I1 \
I2 \
I3 \
} -port map { {I1/vcc VCC} {I2/vcc VCC} {I3/vcc VCC} {I1/vss VSS} {I2/vss VSS} {I3/vss VSS} }

add port state "I1/vcc" \
-state "SIPPCIE2_CORE_PGD_ON_MIN $SIPPCIE2_VCCSA_SUPPLY_MIN" \
-state "SIPPCIE2_CORE_PGD_ON_MAX $SIPPCIE2_VCCSA_SUPPLY_MAX" \
-state "SIPPCIE2_CORE_PGD_OFF off"
add port state "I2/vcc" \
-state "SIPPCIE2_CORE_PGD_ON_MIN $SIPPCIE2_VCCSA_SUPPLY_MIN" \
-state "SIPPCIE2_CORE_PGD_ON_MAX $SIPPCIE2_VCCSA_SUPPLY_MAX" \
-state "SIPPCIE2_CORE_PGD_OFF off"

create pst vt -supplies "I1/vcc I2/vcc"

add pst state s1 -pst vt -state { SIPPCIE2_CORE_PGD_ON_MIN SIPPCIE2_CORE_PGD_OFF }
```

```
begin power model macro cell -for { c74p13rflfclr2wl84x128h }
create power domain pd ungated rf
create supply port vcc -direction in -domain pd ungated rf
create supply net vcc -domain pd ungated rf
connect supply net vcc -ports vcc
set domain supply net pd ungated rf -primary power net vcc -primary ground net
vss
add port state vcc -state "vcc on hv $VCC_SUPPLY_HV" -state "vcc on lv
$VCC_SUPPLY_LV" -state "vcc ret $VCC_SUPPLY_RET"
.....
.....
create pst pst vd rf -supplies "vcc vss"
add pst state hv -pst pst vd rf -state { vcc on hv ps_VSS_0p0 }
add pst state lv -pst pst vd rf -state { vcc on lv ps_VSS_0p0 }
add pst state all off -pst pst vd rf -state { vcc ret ps_VSS_0p0 }
end power model
```

Soc.upf

hard_ip.upf

Hard IP with Multiple instances UPF Comparison

Hierarchical UPF	Modular UPF with Power Models
<p>Loading 10 instances of c74p13rflfc1r2w216x128h.upf → 10 load_upf commands → load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_1 load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_2 load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_3 load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_4 load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_5 load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_6 load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_7 load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_8 load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_9 load_upf \$ROOT_DIR/c74p13rflfc1r2w216x128h.upf -scope pxtss_rf_10 2 connect_supply_net commands → connect_supply_net VCC -ports { pxtss_rf_1/vcc pxtss_rf_2/vcc pxtss_rf_3/vcc pxtss_rf_4/vcc pxtss_rf_5/vcc pxtss_rf_6/vcc pxtss_rf_7/vcc pxtss_rf_8/vcc pxtss_rf_9/vcc pxtss_rf_10/vcc } connect_supply_net VSS -ports { pxtss_rf_1/vss pxtss_rf_2/vss pxtss_rf_3/vss pxtss_rf_4/vss pxtss_rf_5/vss pxtss_rf_6/vss pxtss_rf_7/vss pxtss_rf_8/vss pxtss_rf_9/vss pxtss_rf_10/vss }</p>	<p>Creating power model for c74p13rflfc1r2w216x128h.upf → 1 apply_power_command → apply_power_model c74p13rflfc1r2w216x128h -elements { pxtss_rf_1 pxtss_rf_2 pxtss_rf_3 pxtss_rf_4 pxtss_rf_5 pxtss_rf_6 pxtss_rf_7 pxtss_rf_8 pxtss_rf_9 pxtss_rf_10 } -port_map { {pxtss_rf_1/vcc VCC} {pxtss_rf_2/vcc VCC} {pxtss_rf_3/vcc VCC} {pxtss_rf_4/vcc VCC} {pxtss_rf_1/vss VSS} {pxtss_rf_2/vss VSS} {pxtss_rf_3/vss VSS} {pxtss_rf_4/vss VSS} ... }</p>

- ✓ Automatic instantiation with single command
- ✓ Supply & other connections in single command
- ✓ Inbuilt checks to ensure correctness of the UPF constructs

Advantages of Power Modelling

- Single `apply_power_model` command will provide the power interface information to the top upf.
- Number of hand-written UPF lines is greatly reduced thereby eliminating the manual error
- Front Tools flags to the point violation which eases debug ability while reducing noise in cleaning up the issues.
- Simulation time for the power aware simulation in vendor tool was reduced by 30%
- Power Aware models of HIPs are more accurate and eases debug ability

Conclusion

- The hierarchical low power intent with power models comprising of power management interface and power management behavior enable more accurate design flow verification and implementation
- This helps in easy readability and debug ability and it helps to catch complicated functional bugs early in the design flow thereby reducing the need for costly re-spins.