

Problem Statement/Introduction

Formal verification for an IP

- Studying the Design features or Design changes
- Modify FPV/FRV checker manually or adding new checkers
- For AHB Based IP FRV checker can have a distinct structure


Problem statement

- For Large number of FPV/FRV checkers, this modification can be laborious and time consuming
- Testbench changes can scale from
 - Signal additions/removal,
 - Assertion additions/removal
 - New test additions/removal
- Manual work is prone to errors


Proposed Methodology/Advantages

Proposed approach consist of

- Registers verification through FRV although autogenerated, still needs environment setup enablement which are to be automated
- FPV checkers are categorized and automated through YAML and script




Implementation Details/Diagram




- All tests required infra is available in input.yml.
- YML dependent infra-API is implemented in Perl.
- Perl script will take test infra information from input.yml and required design input will be taken from design spec.

Implementation Details/Flow Chart



Demo

The following image shows Demo file generated from script + YAML



Conclusion

- ✓ Entire IP is verified through formal without manual interventions.
- ✓ More Extensive and Exhaustive verification for IP core.
- ✓ Automation removes the scope of manual error in modifying/writing testbench.
- ✓ Overall, there will be a left shift in milestone along with improvement in quality of verification.